(FOR REFERENCE ONLY, NOT RECOMMENDED FOR NEW DESIGNS)


METAL GATE MOS 2000 SERIES

DESCRIPTION

The S2001K, S2002K, S2003K, S2004K, and S2005K are Dual Static Shift Registers manufactured with a "P" channel enhancement mode process.

The registers vary in length from dual 16 to dual 100. Two power supplies and 2 external 28 volt clocks are required. Static operation is assured with a third clock phase that is generated on the chip. The pin configuration allows interchanging of register lengths without rewiring the socket. Data is transferred into the register during ϕ_1 and output data appears on the negative-going edge of ϕ_2 . For static operation ϕ_1 must be a "0" and ϕ_2 "1".

PIN CONFIGURATION




PARTS IDENTIFICATION TABLE

PART NO.	BIT LENGTH	PACKAGE
S2001K	16	10 Pin TO-100
S2002K	25	10 Pin TO-100
S2003K	32	10 Pin TO-100
S2004K	50	10 Pin TO-100
S2005K	100	10 Pin TO-100

ABSOLUTE MAXIMUM RATINGS

V_{dd} with respect to Gnd -16V to 0.3V V_{gg} with respect to Gnd Clock and In with respect to Gnd -30V to 0.3V -30V to 0.3V Operating Temperature -55°C to +85°C -55°C to +150°C Storage Temperature

CIRCUIT SCHEMATIC




ELECTRICAL CHARACTERISTICS (Notes: 1, 2, 3, 4 and 5)

	LIMITS			TEST CONDITIONS								
CHARACTERISTICS	MIN	TYP	MAX	UNITS	TEMP °C	v _{DD}	v _{GG}	Vin	Vφ ₁	V ₀ 2	ОИТРИТ	NOTES
"1" Output Voltage	-11	-13		v		-13	-27	-10	-27	-27		5
"0" Output Voltage		-0.3	-1	٧		-15	-29	.2	-29	-29	}	5
Output Drive Capability					ļ							
2001	-8	-10		v		-13	-27	-10	-27	-27		$R_L = 17k\Omega$ to Gnd
L	-4	-6		V		-13	-27	-10	-27	∙27	Ì	$R_L = 4 k\Omega$ to Gnd
2002/3/4/5	-10 -6	-11 -8		V V		-13 -13	-27 -27	-10 -10	-27 -27	-27 -27		$R_L = 17 \text{ k}\Omega \text{ to Gnd}$ $R_L = 4 \text{ k}\Omega \text{ to Gnd}$
Input Leakage Current	1				}						}	
Data Inputs			0.5	μΑ	+85	0	0	-20	0	0	}	
Clock Inputs												
φ1	}		50	μΑ	+85	0	0	0	-28	0		
φ ₂			50	μΑ	+85	0	0	0	0	-28		ľ
Output Impedance												
2001			2.5	k Ω		-13	-27	-2	-27	-27	0 to -1 V	
2002/3/4/5			1.5	kΩ		-13	27	-2	-27	-27	0 to -1V	
Input Capacitance	ļ											
Data Inputs	Į	3	5	pF	25	-14	-28	0	0	0		8
Clock Inputs												
2001		8	10	pF	25	-14	-28	0	0	0		8
2002		8	12	pF	25	-14	-28	0	0	0		8
2003		8	13	рF	25	-14	-28	0	0	0		8
2004	Į	12	18	pF	25	-14	-28	0	0	0		8
2005		16	33	pF	25	-14	-28	0	0	0		8
Power Supply Current												
DD	ļ											
2001]	-3	-10	mA	-55	-15	-29		0	-29		
2002		-5	-20	mΑ	-55	-15	-29		0	-29		
2003		-6	-24	mA	-55	-15	-29		0	-29		
2004		-7	-17	mA	-55	-15	-29		0	-29 ≽	1	4
2005		- 14	-32	mA	-55	-15	-29		0	-29		
1 _{GG}	l											
2001/2/3	ĺ	- 0.8	-3.5	mΑ	-55	-15	-29		0	-29		
2004/5	1	-0.5	-3.0	mA	-55	-15	-29		0	-29		}
Propagation Delay (tpd) from ϕ_2												
2001	1	300	475	ns	25	-14	-28		-28	-28		6,7
2002/3/4/5]	300	450	ns	25	-14	-28		-28	·28		6, 7


NOTES FOR ELECTRICAL CHARACTERISTICS:

- Parameter valid over operating temperature range unless otherwise specified.
- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are tied to ground.
- Negative logic definition: "DOWN" Level = "1", "UP" Level = "0".
- Manufacturer reserves the right to make design and process changes and improvements.
- 5. Output voltage levels valid from D.C. to 1 MHz.
- 6. See output timing diagram.
- 7. Output load is 10 pF and 1 M Ω
- f = 1 MHz, Vac = 25 mV_{rms}. All pins not specifically referenced are tied to guard terminal for capacitance tests. Output pins are left open.
- 9. All typical values are at 25°C and nominal supply voltages.

OUTPUT TIMING DIAGRAM



FORCING FUNCTIONS



VOLTAGE LEVELS	MIN	TYP	MAX	UNITS
φ ₁ φ ₂ "0"	0	-1	-2.0	Volts
$\phi_1 \ \phi_2 \ "1"$	-27	-28	-29	Volts
TIMING				
t _r & t _f	.025		5	µse c
φ ₁ PW	0.4		10	дзес
ϕ_{2} PW	0.4			µsec
^t DO	0			µsес
		}		

Note: ϕ_2 may not be at "0" logic level for more than 10 μ s.

CLOCK DRIVER

