

# 1024-BIT STATIC MOS RAM (256X4)

2111/2111 1/2111 2

2111-I,N • 2111-1-I,N • 2111-2-I,N

## DESCRIPTION


The 2111 series is a high-performance, low-power static read/write RAM.

The 2111 series is fabricated with n-channel silicon gate technology which allows the design of high performance easy to use MOS circuits and provides a high functional density on a given monolithic chip.


## FEATURES

- Fully static
- Requires no refresh operations, sense amps or clocks
- Completely TTL compatible
- Only one 5V power supply required

## PIN CONFIGURATION



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING	UNIT
T <sub>A</sub>	Temperature range Operating under bias	°C
T <sub>STG</sub>	Storage	
P <sub>D</sub>	Power dissipation Voltage on any pin with respect to ground	W V
	0 to 70 -65 to 150 1 -0.5 to 7	

# 1024-BIT STATIC MOS RAM (256X4)

2111/2111-1/2111-2

2111-I,N • 2111-1-I,N • 2111-2-I,N

## DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$ , $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ <sup>2</sup>	Max	
$V_{IL}$ $V_{IH}$	Input voltage Low High	-0.5 2.2		0.65 $V_{CC}$	V
$V_{OL}$ $V_{OH}$	Output voltage Low High	$I_{OL} = 2.0\text{mA}$ $I_{OH} = -150\mu\text{A}$	2.2	0.45	V
$I_{LI}$	Input load current	$V_{IN} = 0$ to $5.25\text{V}$		10	$\mu\text{A}$
$I_{LOH}$ $I_{LOL}$	I/O leakage current	$CE_1 = CE_2 = 2.2\text{V}$ $V_{1/0} = 4.0\text{V}$ $V_{1/0} = 0.45\text{V}$		15 -50	$\mu\text{A}$
$I_{CC1}$ $I_{CC2}$	Supply current	$V_{IN} = 5.25\text{V}$ , $I_{1/0} = 0\text{mA}$ $T_A = 25^\circ\text{C}$ $T_A = 0^\circ\text{C}$		30 60 70	mA
$C_{IN}$ $C_{I/O}$	Capacitance <sup>3</sup> Input I/O	$T_A = 25^\circ\text{C}$ , $f = 1\text{MHz}$ $V_{IN} = 0\text{V}$ $V_{1/0} = 0\text{V}$		4 10 8 15	pF

## AC ELECTRICAL CHARACTERISTICS

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified,  
Input pulse levels =  $0.65\text{V}$  to  $2.2\text{V}$ , Input pulse rise and fall times =  $20\text{ns}$ ,  
Timing measurement reference level =  $1.5\text{V}$ ,  
Output load = 1 TTL gate and  $C_L = 100\text{pF}$

PARAMETER	TO	FROM	2111			2111-1			2111-2			UNIT
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>READ CYCLE</b>												
$t_{RC}$			1,000			500			650			ns
$t_A$					1,000		500		650			ns
$t_{CC}$					800		350		400			ns
$t_{OD}$					700		300		350			ns
$t_{DF}$					200		150		150			ns
$t_{OH}$	Previous read data valid after change of address	Output Output High Z state	0	40		0	40		0	40		ns
<b>WRITE CYCLE</b>												
$t_{WC}$			1,000			500			650			ns
$t_{AW}$			150			100			150			ns
$t_{CW}$			900			400			550			ns
<b>Setup and hold time</b>												
$t_{DW}$	Setup time	R/W	700			280			400			ns
$t_{DH}$	Hold time	Data	100			100			100			ns
$t_{DS}$	Setup time	R/W	200			150			150			ns
$t_{WP}$	Write pulse	Output	750			300			400			ns
$t_{WR}$	Write recovery		50			50			50			ns

### NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Typical values for  $T_A = 25^\circ\text{C}$  and supply voltage.
- This parameter is periodically sampled and is not 100% tested.

## TIMING DIAGRAMS

