DUAL 50-BIT STATIC SHIFT REGISTER (50X2) DUAL 100-BIT STATIC SHIFT REGISTER (100X2) DUAL 200-BIT STATIC SHIFT REGISTER (200X2)

DESCRIPTION

The 2509 50-bit, 2510 100-bit, and the 2511 200-bit recirculating static shift registers consist of enhancement mode p-channel silicon gate MOS devices integrated on a single monolithic chip. Internal recirculation logic plus TTL/DTL level clock signals plus tri-state outputs are provided for maximum interfacing ease.

BLOCK DIAGRAM



TRUTH TABLE

RECIRCULATE

0

0

1

FUNCTION

Recirculate

Recirculate

"0" is written

INPUT

0

1

0

2509-N,K • 2510-N,K • 2511-N,K **PIN CONFIGURATIONS**

2509 251C 2511



O RECIRCULATE IN, C Vcc \$2 φ3 IN₂ O OUT2 N-BIT REGISTER DD NOTES A. N = 50 for 2509, N = 100 for 2510, N = 200 for 2511.

- B. If output enable = low, output is off.
- C. If output enable = high, see Truth Table.

ABSOLUTE MAXIMUM RATINGS1

| | PARAMETER | RATING | UNIT |
|------------|--|-------------------|------|
| TA | Temperature range Operating ² | 0 to 70 | °C |
| Tstg Pd | Storage Power dissipation at $T_A = 70^{\circ}C^2$ | -65 to 150 535 | mW |
| | Data and clock input voltages and supply voltages with respect to V_{CC}^3 | 0.3 to -20 | v |

| DUAL 50-BIT STATIC SHIFT REGISTER (50 | X2) 2509 |
|---------------------------------------|------------|
| DUAL 100-BIT STATIC SHIFT REGISTER (1 | 00X2) 2510 |
| DUAL 200-BIT STATIC SHIFT REGISTER (2 | 00X2) 2511 |

2509-N.K • 2510-N.K • 2511-N.K

DC ELECTRICAL CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V4$, $V_{DD} = -5V \pm 5\%$, $V_{GG} = -12V \pm 5\%$ unless otherwise specified^{5,6,7,8}

| PARAMETER Input voltage4 | | | LIMITS | | | |
|-----------------------------|--------------------|--|--------|-----|-------------|----|
| | | TEST CONDITIONS | Min | Тур | Тур Мах | |
| | | | 1 | | | v |
| VIL | Low | | 1 | | 0.6 | |
| Viн | High | | 3.4 | | 5.3 | |
| ViLC | Clock low | | -5 | | 0.6 | |
| Vінс | Clock high | | 3.4 | | 5.3 | |
| | Output voltage | | 1 | | | V |
| Vol | Low | $I_{OL} = 1.6 mA$ | | | 0.5 | |
| Vон | High | $I_{OH} = 100 \mu A$ | 3.8 | 3.5 | |] |
| | Driving MOS | | 3.6 | | | |
| | Leakage current | $T_A = 25^{\circ}C$ | | | | nA |
| LO | Output | $V_{CE} = 1.05V, V_{OUT} = -5V$ | { | 10 | 1000 | Ì |
| ILC | Clock | $V_{ILC} = GND$ | | 10 | 500 | ļ |
| | Supply current | Continuous operation, $T_A = 25^{\circ}$ C, f = 1.5MHz | | | | mA |
| UU | Dual 50 | Continuous operation, $T_A = 25$ C, $T = 1.5$ MHz | 1 | 6.5 | 15 | |
| | Dual 100 | | | 12 | 30 | 1 |
| | Dual 200 | | 1 | 20 | 40 | 1 |
| lgg | Duai 200 | | | 4.5 | 7.5 | { |
| | Input load current | V _{IN} = -5.5V, T _A = 25°C | 1 | 10 | 500 | nA |
| | Capacitance | At 1MHz; V _{AC} = 25mV p-p | 1 | | <u> </u> | pF |
| CIN | Input | $V_{iN} = V_{CC}$ | | | 5 | |
| Соит | Output | $V_{OUT} = V_{CC}$ | | | 5 5 5 | } |
| Cø | Clock | $V\phi = V_{CC}$ | | | 5 | |

$\label{eq:constraint} \textbf{AC ELECTRICAL CHARACTERISTICS} \quad \textbf{V}_{CC} = 5V4, \ \textbf{V}_{DD} \doteq -5V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \text{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \text{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \text{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \text{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \text{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \text{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ 4V, \ \textbf{V}_{GG} = -12V \pm 5\%, \ \textbf{V}_{ILC} = 0.4V \ \textbf{to} \ \textbf{to}$

 $T_A = 0^\circ C$ to $70^\circ C$.

| | PARAMETER | | FROM | TEST CONDITIONS | LIMITS | | | |
|------------------------------------|--|----------------|------------------|-------------------------|--------------|-----|------------|----------|
| | | | FROM | | Min | Тур | Max | |
| Freq. | Clock rep rate | | | | dc | 3 | 1.5 | MHz |
| t∳PW tøPW | Pulse width Clock Clock | | | | .290 .210 | 150 | 100 dc | μs |
| tos toн | Setup and hold time Setup time Hold time | φin Data in | Data in ∕øin | | 50 70 | | | ns |
| tA tA | Propagation delay | Data out | Clock | I _{OL} = 1.6mA | | 200 | 350 500 | ns |
| T _{CS} T _{DE} | Select time Deselect time | Data out | Output enable | | | | 300 300 | ns ns |
| tR,tF | Clock pulse transition | | | | | | 1 | μs |

NOTES

1. Stresses above those listed under absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

2. For operating at elevated temperatures, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 150° C/W.

3. All inputs are protected against static charge accumulation.

4. Guaranteed input levels are stated for worst case conditions including a ±5% variation in V_{CC} and a temperature variation of 0°C to 70°C. Actual input requirements with respect to V_{CC} are $V_{IH} = V_{CC} - 1.85V$ and $V_{IL} = V_{CC} - 4.15V$.

5. Parameters are valid over operating temperature range unless otherwise specified.

6. All voltage measurements are referenced to ground.

7. Manufacturer reserves the right to make design and process changes and improvements.

8. Typical values are at 25°C and typical supply voltages.

DUAL 50-BIT STATIC SHIFT REGISTER (50X2) DUAL 100-BIT STATIC SHIFT REGISTER (100X2) DUAL 200-BIT STATIC SHIFT REGISTER (200X2)

TIMING DIAGRAM

2509-N,K • 2510-N,K • 2511-N,K

2509



TYPICAL APPLICATION

