

512 AND 1024-BIT RECIRCULATING DYNAMIC SHIFT REGISTERS

2505 2512

SILICON GATE MOS 2500 SERIES

DESCRIPTION

These Signetics 2500 Series 512 and 1024 bit recirculating dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Internal recirculation logic plus write and read controls, together with two chip select controls are included on the chip.

FEATURES

- HIGH FREQUENCY OPERATION—3 MHz TYPICAL CLOCK RATE
- SINGLE 512, SINGLE 1024
- TTL, DTL COMPATIBLE
- 2-CHIP SELECT CONTROLS FOR XY MATRIX SELECTION
- WRITE AND READ CONTROLS INCLUDED
- LOW POWER DISSIPATION—150μW/bit at 1 MHz
- LOW CLOCK CAPACITANCE—80pF for 512, 160pF for 1024 Bits
- +5, -5V POWER SUPPLIES
- STANDARD PACKAGE-10 LEAD TO-100
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

FAST ACCESS SWAPPING MEMORY SYSIEMS LOW COST SEQUENTIAL ACCESS MEMORIES LOW COST BUFFER MEMORIES CRT REFRESH MEMORIES DELAY LINE MEMORY REPLACEMENT DRUM MEMORY REPLACEMENT


PROCESS TECHNOLOGY

Use of low threshold *silicon gate technology* allows high speed (3MHz typical) while reducing power dissipation and clock input capacitance dramatically as compared to other technologies. The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.


BIPOLAR COMPATIBILITY

The signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



TRUTH TABLE

WRITE	READ	FUNCTION
0	0	Recirculate, Output is '0'
0	1	Recirculate, Output is Data
1	0	Write Mode, Output is '0'
1	1	Read/Write, Output is Data

PART IDENTIFICATION TABLE

PART NO.	BIT LENGTH	PACKAGE		
2505K	512	10 pin TO - 100		
2512K	1024	10 pin TO - 100		

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2) $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Storage Temperature $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$ Power Dissipation (2) $535\text{mW@T}_{A} > 70^{\circ}\text{C}$ Data and Clock Input Voltages and Supply Voltages with respect to V_{CC} + 0.3V to -20V

NOTES:


- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating, only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
- 3. All inputs are protected against static charge.
- See "Minimum Operating Frequency" graph for low limits on data rep. rate.

- Parameters are valid over operating temperature range unless otherwise specified.
- 6. All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- 8. Typical values are at +25°C and nominal supply voltages.
- V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{1L}, V_{1H} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.
- 10. V_{OL} is a function of the Input characteristics of the driven TTL/DTL gate I_{OI} and V_{CLAMP} and the value of the pull-down resistor (R_L).

DC CHARACTERISTICS TA = 0° C to +70° C; V_{CC} = +5V (9); V_{DD} = -5V ±5% unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
1 _{L1}	Input Load Current		10	500	nA	V _{IN} =-5,5V; T _A = 25°C
LO	Output Leakage Current		10	1000	nA	$V_{\phi 1} = V_{\phi 2} = -12V, V_{DD} = -5V;$ $V_{OUT} = -5.5V; T_A = 25^{\circ}C$
LC	Clock Leakage Current	Ī	10	1000	nΑ	V _{ILC} =12V; T _A = 25°C
1 _{DD}	Power Supply Current: 2505		15	25	mA	Continuous Operation; \$\Phi_{pW} = 150nS, 1MHz\$
	2512		25	35	mA	V _{ILC} =-12V; T _A = 25°C V _{DD} = -5.5V
VIL	Input "Low" Voltage	5.0		1.05	٧	
VIH	Input "High" Voltage	3.2		5.3	V	
VILC	Clock Input "Low" Voltage	-12.0		-10.0	٧	
VIHC	Clock Input "High" Voltage	4.0		5.3	V	


TIMING DIAGRAM



CONDITIONS OF TEST

Input rise and fall times: 10 nsec Output load is 1 TTL gate


TIMING DIAGRAM




AC CHARACTERISTICS $T_A = +25^{\circ}C$ $V_{CC} = +6V$ (9); $V_{DD} = -5V \pm 5\%$; $V_{ILC} = -11V$

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Data Rep Rate	.0005 (Note 4)	3	2.5	MHz	w = R = V _{CC}
tφpw	Clock Pulse Width	180			nsec	
^t φd	Clock Pulse Delay	10		1	nsec	
tritf	Clock Pulse Transition			1	μsec	
t _{DW}	Data Write (Setup) Time	150			nsec	
^t DH	Data to Clock Hold Time	10			nsec	
ta+;ta-	Clock to Data Out Delay			100	nsec	
t _{R-} ;t _{CS-}	Clock to "Read" or "Chip Select" or "Write" Timing	0			nsec	
tR-;tCS+	Clock to "Read" or "Chip Select" or "Write" Timing	0			nsec	
C _{in}	· Input Capacitance			5	ρF	1 MHz; VI=VCC; VAC=:25mVP-P
Cout	Output Capacitance			5	pF	1 MHz; VO=VCC; VAC= 25mVp.p
Cφ	Clock Capacitance 2505 2512			50 100	pF pF	1 MHz; V =V _{CC} ; V _{AC} = 25mV p-p
VOL	Output "Low" Voltage		-1.0		V	R _L = 3.0K; 1 TTL Load (I _L = 1.6mA) Note 10
VOHI	Output "High" Voltage Driving 1 TTL Load	2.4	3.5		V	R _L = 3.0K; 1 TTL Load (I _L = 100µA)
VOH2	Output "High" Voltage Driving MOS	3.6	4.0		V	R _L = 5.6K; C _L = 10 pF


CHARACTERISTICS CURVES









MAXIMUM PACKAGE POWER DISSIPATION VERSUS TEMPERATURE




POWER DISSIPATION/BIT



POWER DISSIPATION/BIT VERSUS TEMPERATURE




MINIMUM OPERATING CLOCK FREQUENCY




NOTE:

Conditions for Typical Curves = V_{CC} =+5V, V_{DD} =-5V, Clock Duty Cycle=35°C, f_{CLK} =2.5MHz, $V_{\phi p-p}$ =16V, ϕ_{PW} =180ns, T_A =25°C unless otherwise noted

APPLICATIONS DATA





CIRCUIT SCHEMATIC

