

### SILICON GATE MOS 2500 SERIES

#### DESCRIPTION

These Signetics 2500 Series 512 and 1024 bit recirculating dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Internal recirculation logic plus write and read controls, together with two chip select controls are included on the chip.

#### FEATURES

- HIGH FREQUENCY OPERATION—3 MHz TYPICAL CLOCK RATE
- SINGLE 512, SINGLE 1024
- TTL, DTL COMPATIBLE
- 2-CHIP SELECT CONTROLS FOR XY MATRIX SELECTION
- WRITE AND READ CONTROLS INCLUDED
- LOW POWER DISSIPATION—150 $\mu$ W/bit at 1 MHz
- LOW CLOCK CAPACITANCE—80pF for 512, 160pF for 1024 Bits
- +5, -5V POWER SUPPLIES
- STANDARD PACKAGE—10 LEAD TO-100
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

#### APPLICATIONS

FAST ACCESS SWAPPING MEMORY SYSTEMS  
LOW COST SEQUENTIAL ACCESS MEMORIES  
LOW COST BUFFER MEMORIES  
CRT REFRESH MEMORIES  
DELAY LINE MEMORY REPLACEMENT  
DRUM MEMORY REPLACEMENT


#### PROCESS TECHNOLOGY

Use of low threshold *silicon gate technology* allows high speed (3MHz typical) while reducing power dissipation and clock input capacitance dramatically as compared to other technologies. The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.


#### BIPOLAR COMPATIBILITY

The signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).

#### PIN CONFIGURATION (Top View)



#### BLOCK DIAGRAM



#### TRUTH TABLE

WRITE	READ	FUNCTION
0	0	Recirculate, Output is '0'
0	1	Recirculate, Output is Data
1	0	Write Mode, Output is '0'
1	1	Read/Write, Output is Data

#### PART IDENTIFICATION TABLE

PART NO.	BIT LENGTH	PACKAGE
2505K	512	10 pin TO - 100
2512K	1024	10 pin TO - 100

#### MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2)	0°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation (2)	535mW@ $T_A > 70^\circ\text{C}$
Data and Clock Input Voltages and Supply Voltages with respect to $V_{CC}$	+0.3V to -20V


## NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a  $+150^{\circ}\text{C}$  maximum junction temperature and a thermal resistance of  $150^{\circ}\text{C/W}$  junction to ambient.
- All inputs are protected against static charge.
- See "Minimum Operating Frequency" graph for low limits on data rep. rate.
- Parameters are valid over operating temperature range unless otherwise specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at  $+25^{\circ}\text{C}$  and nominal supply voltages.
- $V_{\text{CC}}$  tolerance is  $\pm 5\%$ . Any variation in actual  $V_{\text{CC}}$  will be tracked directly by  $V_{\text{IL}}$ ,  $V_{\text{IH}}$  and  $V_{\text{OH}}$  which are stated for a  $V_{\text{CC}}$  of exactly 5 volts.
- $V_{\text{OL}}$  is a function of the Input characteristics of the driven TTL/DTL gate  $I_{\text{OI}}$  and  $V_{\text{CLAMP}}$  and the value of the pull-down resistor ( $R_{\text{L}}$ ).

DC CHARACTERISTICS  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ;  $V_{\text{CC}} = +5\text{V}$  (9);  $V_{\text{DD}} = -5\text{V} \pm 5\%$  unless otherwise noted.

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
$I_{\text{LI}}$	Input Load Current		10	500	nA	$V_{\text{IN}} = -5.5\text{V}$ ; $T_A = 25^{\circ}\text{C}$
$I_{\text{LO}}$	Output Leakage Current		10	1000	nA	$V_{\phi 1} = V_{\phi 2} = -12\text{V}$ , $V_{\text{DD}} = -5\text{V}$ ; $V_{\text{OUT}} = -5.5\text{V}$ ; $T_A = 25^{\circ}\text{C}$
$I_{\text{LC}}$	Clock Leakage Current		10	1000	nA	$V_{\text{ILC}} = 12\text{V}$ ; $T_A = 25^{\circ}\text{C}$
$I_{\text{DD}}$	Power Supply Current: 2505		15	25	mA	Continuous Operation; $\phi \text{ pW} = 150\text{ns}$ , 1MHz
	2512		25	35	mA	$V_{\text{ILC}} = -12\text{V}$ ; $T_A = 25^{\circ}\text{C}$ $V_{\text{DD}} = -5.5\text{V}$
$V_{\text{IL}}$	Input "Low" Voltage	5.0		1.05	V	
$V_{\text{IH}}$	Input "High" Voltage	3.2		5.3	V	
$V_{\text{ILC}}$	Clock Input "Low" Voltage	-12.0		-10.0	V	
$V_{\text{IHC}}$	Clock Input "High" Voltage	4.0		5.3	V	


## TIMING DIAGRAM



## CONDITIONS OF TEST







Input rise and fall times: 10 nsec Output load is 1 TTL gate

## TIMING DIAGRAM

AC CHARACTERISTICS  $T_A = +25^\circ\text{C}$   $V_{CC} = +5\text{V}$  (9);  $V_{DD} = -5\text{V} \pm 5\%$ ;  $V_{ILC} = -11\text{V}$ 

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Data Rep Rate	.0005 (Note 4)	3	2.5	MHz	$W = R = V_{CC}$
$t_{\phi pw}$	Clock Pulse Width	180			nsec	
$t_{\phi d}$	Clock Pulse Delay	10			nsec	
$t_r, t_f$	Clock Pulse Transition			1	$\mu\text{sec}$	
$t_{DW}$	Data Write (Setup) Time	150			nsec	
$t_{DH}$	Data to Clock Hold Time	10			nsec	
$t_a, t_{a-}$	Clock to Data Out Delay			100	nsec	
$t_{R-}; t_{CS-}; t_{W-}$	Clock to "Read" or "Chip Select" or "Write" Timing	0			nsec	
$t_{R+}; t_{CS+}; t_{W+}$	Clock to "Read" or "Chip Select" or "Write" Timing	0			nsec	
$C_{in}$	Input Capacitance			5	pF	1 MHz; $V_I = V_{CC}$ ; $V_{AC} = 25\text{mV p-p}$
$C_{out}$	Output Capacitance			5	pF	1 MHz; $V_O = V_{CC}$ ; $V_{AC} = 25\text{mV p-p}$
$C_{\phi}$	Clock Capacitance 2505 2512			50 100	pF pF	1 MHz; $V = V_{CC}$ ; $V_{AC} = 25\text{mV p-p}$
$V_{OL}$	Output "Low" Voltage		-1.0		V	$R_L = 3.0\text{K}$ ; 1 TTL Load ( $I_L = 1.6\text{mA}$ ) Note 10
$V_{OH1}$	Output "High" Voltage Driving 1 TTL Load	2.4	3.5		V	$R_L = 3.0\text{K}$ ; 1 TTL Load ( $I_L = 100\mu\text{A}$ )
$V_{OH2}$	Output "High" Voltage Driving MOS	3.6	4.0		V	$R_L = 5.6\text{K}$ ; $C_L = 10\text{ pF}$

## CHARACTERISTICS CURVES


POWER DISSIPATION/BIT  
VERSUS SUPPLY VOLTAGEPOWER DISSIPATION/BIT  
VERSUS CLOCK RATEMAXIMUM CLOCK RATE  
VERSUS CLOCK AMPLITUDEPOWER DISSIPATION/BIT  
VERSUS TEMPERATUREMAXIMUM PACKAGE POWER DISSIPATION  
VERSUS TEMPERATUREMINIMUM OPERATING  
CLOCK FREQUENCY

## NOTE:


Conditions for Typical Curves =  $V_{CC}=+5\text{V}$ ,  $V_{DD}=-5\text{V}$ , Clock Duty Cycle=35%,  $f_{CLK}=2.5\text{MHz}$ ,  $V_{\phi P-P}=16\text{V}$ ,  $\phi_{PW}=180\text{ns}$ ,  $T_A=25^{\circ}\text{C}$  unless otherwise noted

## APPLICATIONS DATA

## TTL/DTL/MOS INTERFACES




## MATRIX CHIP SELECT LOGIC



## NOTES:

1. Outputs common for each plane
2. All inputs common for each plane
3. All  $\phi_1$ 's common
4. All  $\phi_2$ 's common
5. All  $V_{CC}$  common
6. All  $V_{DD}$  common

## CIRCUIT SCHEMATIC



NOTE: N = 512 for 2505  
N = 1024 for 2512