2704-1 • 2708-1

DESCRIPTION

The 2708/2704 are high speed Erasable and Electrically Reprogrammable ROMs (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.

The 2708/2704 are packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

A pin for pin mask programmed ROM, the Signetics 2607, is available for large volume production runs of systems initially using the 2708.

The 2708/2704 is fabricated with the time proven n-channel silicon gate technology.

FEATURES

- Organization: 2708: 1024X8 2704: 512X8
- Fast programming-100 sec. typ for all 8K bits
- Low power during programming
- Access time: 450ns
- Standard power supplies 12V, ±5V
- Static—no clocks required
 Inputs and outputs TTL compatible during both read and program modes
- Three-state output—OR-tie capability

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

	PARAMETER	RATING	UNIT
	Temperature range		°C
TA	Operating	0 to 70	
TSTG	Storage	-65 to 125	
PD	Power dissipation	1.5	W
	All input or output voltage with respect to V _{BB}		
1	(except program)	15 to -0.3	v
	Program input to VBB	35 to -0.3	V
	Supply voltages V _{CC} and V _{SS} with respect to V _{BB}	15 to -0.3	v
	VDD with respect to VBB	20 to -0.3	v

signetics

2704-1 • 2708-1

DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm .25V$, $V_{BB} = -5V \pm .25V$, $V_{DD} = 12V \pm .6V$, $V_{SS} = 0V$, $T_A = 0^{\circ}C$ to 70°C, Output load = 100pF plus 1TTL input.

PARAMETER		TEST CONDITIONS	LIMITS			
			Min	Typ ²	🗧 Max	UNIT
	Input voltage					v
VIL	Low		Vss		0.65	
ViH	High		3.0		Vcc + 1	
	Output voltage					v
Vol	Low	$I_{OL} = 1.6 mA$			0.45	
VOH1	High	$I_{OH} = -100 \mu A$	3.7			
VOH2	High	$I_{OH} = -1mA$	2.4			
1 _{L1}	Input load current	V _{IH} = 5.25V				μA
-	Address and chip select				10	-
ILO .	Output leakage current	$V_{OUT} = 5.25V, CS/WE = 5V$			10	μA
	Supply current	Worst case supply currents, All inputs high				mA
	VDD	An inputs high		50	65	
lcc	Vcc			6	10	
IBB	VBB	$\overline{CS}/WE = 5V; T_A = 0^{\circ}C$		30	45	
PD	Power dissipation	T _A = 70°C			800	mW
	Capacitance ³	$T_{A} = 25^{\circ}C, f = 1MHz$				pF
CIN	Input	$V_{IN} = 0V$		4	6	
COUT	Output	$V_{OUT} = 0V$		8	12	

AC ELECTRICAL CHARACTERISTICS Output load = 1 TTL gate and CL = 100pF,

Input rise and fall times = 20ns, Timing measurement reference levels = 0.8V and 2.8V for inputs, 0.8V and 2.4V for outputs. Input pulse levels = 0.65V to 3.0V

DADAMETED	то	FROM	LIMITS			
PARAMETER			Min	Тур	Max	UNIT
Delay time t ACC tCO	Output Output	Address Chip select		280	450 120	ns
t _{DF} Float time t _{OH} Hold time	Output Output	Chip deselect Address	0 0		120	ns ns

NOTES

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Typical values are for T_A = 25°C and typical supply voltages.
 This parameter is periodically sampled and not 100% tested.

4. The program input (pin 18) may be tied to Vss during the read mode.

Signetics reserves the right to make changes in specification at any time and without notice. The in-5. formation furnished by Signetics in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Signetics for its use; nor any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Signetics.

2704-1 • 2708-1

TIMING DIAGRAMS





signetics

2704-1 • 2708-1

	PARAMETER	LIMITS			
	PARAMETER	Min	Тур	Max	UNIT
	Setup and hold time				μS
tas	Address setup	10			
tан	Address hold	1			
tcss	CS/WE setup	10	{		
tсн	CS/WE hold	.5	}		
tos	Data setup	10	}		
tDH	Data hold	1)		
tDF	Chip deselect to output	0		120	ns
	float delay	•	}		
t DPR	Program to read delay		}	10	μs
tpw	Program pulse width	.1	1	1.0	ms
tPR	Program pulse rise time	.5		2.0	μs
tPF	Program pulse fall time	.5		2.0	μ Α
IР	Programming current		10	20	mA
VP	Program pulse amplitude	25		27	l v

PROGRAMMING SPECIFICATIONS T_A = 25°C

PROGRAMMING PROCEDURE

At shipment and after each erasure, all bits of the 2708/2704 are in the logic high state (output high). The device is put into the program mode by raising the $\widetilde{\text{CS}}/\text{WE}$ input (pin 20) to +12V. While in the program mode, data to be stored is presented on lines O1-O8, forming an 8-bit word. Word addresses are selected in the same manner as in the Read mode. After each address and data word is set up, one program pulse (VP) is applied to the program input (pin 18). Refer to the Program Mode timing diagram. A program loop is defined as one pass through all device addresses. The number of loops (N) required is dependent upon the program pulse width (tpw) according to N* tpw ≥ 100ms.

Program and read loops may be alternated as shown in the Read/Program/Read Transitions timing diagram.

ERASING PROCEDURE

The 2708/2704 may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537A₂°. The recommended integrated dose (i.e., UV intensity x exposure time) is 10W-sec/cm². Examples of ultraviolet sources which can erase the 2708/2704 in 30 to 60 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc., 5114 Walnut Grove Avenue, San Gabriel, California. The lamps should be used without short-wave filters, and the 2708/2704 to be erased should be placed about 1 inch away from the lamp tubes. Both Cervue and UV glass lids are available.