November 1998

National Semiconductor

54AC163 • 54ACT163 Synchronous Presettable Binary Counter

General Description

The 'AC/'ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'AC/ 'ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 125 MHz
- Outputs source/sink 24 mA
- ACT163 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD)
 - 'AC163: 5962-89582
 - 'ACT163: 5962-91723

Features

■ I_{CC} reduced by 50%







Pin Description Names CEP Count Enable Parallel Input Count Enable Trickle Input CET СР Clock Pulse Input SR Synchronous Reset Input $P_0 - P_3$ Parallel Data Inputs PE Parallel Enable Input $Q_0 - Q_3$ Flip-Flop Outputs тс Terminal Count Output

DS100275 © 1998 National Semiconductor Corporation

Connection Diagrams



Functional Description

The 'AC/'ACT163 counts in modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: synchronous reset, parallel load, count-up and hold. Four control inputs — Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - determine the mode of operation, as shown in the Mode Select Table. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and SR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The 'AC/'ACT163 uses D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP. are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to \overline{TC} delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the $\overline{\text{CET}}$ to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC de-



lay of the first stage plus the \overline{CEP} to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters.

Logic Equations: Count Enable = CEP • CET • PE $TC = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet CET$

Mode Select Table

SR	PE	CET	CEP	Action on the Rising
				Clock Edge (-⁄~)
L	Х	Х	Х	Reset (Clear)
н	L	Х	Х	Load $(P_n \rightarrow Q_n)$
н	н	н	н	Count (Increment)
н	н	L	х	No Change (Hold)
н	н	Х	L	No Change (Hold)

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

State Diagram







www.national.com

4

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})

 $V_I = V_{CC} + 0.5V$

DC Input Voltage (VI)

 $V_{\rm O} = V_{\rm CC} + 0.5V$

DC Output Source or Sink Current (I_O)

CDIP

DC Output Voltage (V_O)

DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})

Storage Temperature (T_{STG})

Junction Temperature (T_J)

 $V_{1} = -0.5V$

 $V_{\rm O}$ = -0.5V

DC Input Diode Current (I_{IK})

DC Output Diode Current (I_{OK})

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Recommended Operating Conditions

cifications.	Supply Voltage (V _{CC})	
-0.5V to +7.0V	'AC	2.0V to 6.0V
	'ACT	4.5V to 5.5V
–20 mA	Input Voltage (V _I)	0V to V_{CC}
+20 mA	Output Voltage (V _O)	0V to V _{CC}
	Operating Temperature (T _A)	
-0.5V to V _{CC} + 0.5V	54AC/ACT	-55°C to +125°C
–20 mA	Minimum Input Edge Rate ($\Delta V/\Delta t$)	
-20 mA +20 mA	'AC Devices	
	V_{IN} from 30% to 70% of V_{CC}	
-0.5V to V _{CC} + 0.5V	V _{CC} @ 3.3V, 4.5V, 5.5V	125 mV/ns
±50 mA	Minimum Input Edge Rate ($\Delta V/\Delta t$)	
±50 IIIA	'ACT Devices	
+50 ~~ 1	V _{IN} from 0.8V to 2.0V	
±50 mA	V _{CC} @ 4.5V, 5.5V	125 mV/ns
–65°C to +150°C	Note 1: Absolute maximum ratings are those va	
175°C	to the device may occur. The databook specifica exception, to ensure that the system design is re temperature, and output/input loading variables	eliable over its power supply,
	mend operation of FACT™ circuits outside data	book specifications.

DC Characteristics for 'AC Family Devices

			54AC			
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions	
		(V)	–55°C to +125°C			
			Guaranteed Limits			
V _{IH}	Minimum High Level	3.0	2.1		V _{OUT} = 0.1V	
	Input Voltage	4.5	3.15	V	or V _{CC} – 0.1V	
		5.5	3.85			
V _{IL}	Maximum Low Level	3.0	0.9		V _{OUT} = 0.1V	
	Input Voltage	4.5	1.35	V	or V _{CC} – 0.1V	
		5.5	1.65			
V _{OH}	Minimum High Level	3.0	2.9		Ι _{ουτ} = –50 μΑ	
	Output Voltage	4.5	4.4	V		
		5.5	5.4			
					(Note 2) V _{IN} = V _{IL} or V _{IH}	
		3.0	2.4		I _{он} = –12 mA	
		4.5	3.7	V	I _{он} = –24 mA	
		5.5	4.7		I _{он} = –24 mA	
V _{OL}	Maximum Low Level	3.0	0.1		Ι _{ΟUT} = 50 μΑ	
	Output Voltage	4.5	0.1	V		
		5.5	0.1			
					(Note 2) V _{IN} = V _{IL} or V _{IH}	
		3.0	0.50		I _{OL} = 12 mA	
		4.5	0.50	V	I _{OL} = 24 mA	
		5.5	0.50		I _{OL} = 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5	±1.0	μΑ	$V_{I} = V_{CC}, GND$	
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5	-50	mA	V _{OHD} = 3.85V Min	

DC Cha	aracteristics for 'A	C Family	Devices (Continued)		
			54AC		
Symbol	Parameter	V _{cc} (V)	T _A = –55°C to +125°C	Units	Conditions
			Guaranteed Limits		
I _{cc}	Maximum Quiescent	5.5	160	μA	$V_{IN} = V_{CC}$
	Supply Current				or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

 I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

•

DC Characteristics for 'ACT Family Devices

			54ACT			
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions	
		(V)	-55°C to +125°C			
			Guaranteed			
			Limits			
VIH	Minimum High Level	4.5	3.0	V	$V_{OUT} = 0.1V$	
	Input Voltage (Note 7)	5.5	3.0		or $V_{CC} - 0.1V$	
VIL	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	0.8		or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.4			
					(Note 5)	
					$V_{IN} = V_{IL} \text{ or } 3.0 \text{V}$	
		4.5	3.70	V	I _{OH} = –24 mA	
		5.5	4.70		I _{OH} = -24 mA	
V _{OL}	Maximum Low Level	4.5	0.1	V	Ι _{ΟUT} = 50 μΑ	
	Output Voltage	5.5	0.1			
					(Note 5)	
					$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5	0.50	V	I _{OL} = 24 mA	
		5.5	0.50		I _{OL} = 24 mA	
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_{I} = V_{CC}, GND$	
	Leakage Current					
I _{CCT}	Maximum	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$	
	I _{CC} /Input					
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 6)	5.5	-50	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent	5.5	80.0	μA	$V_{IN} = V_{CC}$	
	Supply Current				or GND	

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Note 7: For dynamic operation, a V_{IH} level between 2.0 and 3.0V may be recognized by this device as a high logic level input. For static operation, a V_{IH} \ge 2.0V will be recognized by this device as a high logic level input. Users are cautioned to verify that this will not affect their system.

		V _{cc} (V)	54	AC	
	Parameter		T _A =	–55°C	
Symbol			to +125°C		Units
		(Note 8)	C _L =	С _L = 50 рF	
		-	Min	Max	1
f _{max}	Maximum Clock	3.3	55		MHz
	Frequency	5.0	90		
t _{PLH}	Propagation Delay, CP to Q _n	3.3	1.0	13.5	ns
	(PE Input HIGH or LOW)	5.0	1.5	9.5	
t _{PHL}	Propagation Delay, CP to Q _n	3.3	1.0	12.5	ns
	(PE Input HIGH or LOW)	5.0	1.5	9.5	
t _{PLH}	Propagation Delay	3.3	1.0	16.5	ns
	CP to TC	5.0	1.5	11.0	
t _{PHL}	Propagation Delay	3.3	1.0	15.0	ns
	CP to TC	5.0	1.5	11.0	
t _{PLH}	Propagation Delay	3.3	1.0	11.0	ns
	CET to TC	5.0	1.5	7.5	
t _{PHL}	Propagation Delay	3.3	1.0	12.0	ns
	CET to TC	5.0	1.5	9.0	1

Note 8: Voltage Range 3.3 is 3.3V $\pm 0.3V$

Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements

	Parameter	V _{cc}	54AC T _A = -55°C	Units
Symbol		(V)	to +125°C	
		(Note 9)	C _L = 50 pF	
			Guaranteed Minimum	
t _s	Setup Time, HIGH or LOW	3.3	17.0	ns
	P _n to CP	5.0	11.0	
t _h	Hold Time, HIGH or LOW	3.3	-0.5	ns
	P _n to CP	5.0	0	
t _s	Setup Time, HIGH or LOW	3.3	17.0	ns
	SR to CP	5.0	12.0	
t _h	Hold Time, HIGH or LOW	3.3	-0.5	ns
	SR to CP	5.0	0	
t _s	Setup Time, HIGH or LOW	3.3	16.0	ns
	PE to CP	5.0	9.5	
t _h	Hold Time, HIGH or LOW	3.3	-0.5	ns
	PE to CP	5.0	0	
t _s	Setup Time, HIGH or LOW	3.3	8.0	ns
	CEP or CET to CP	5.0	5.5	
t _h	Hold Time, HIGH or LOW	3.3	0	ns
	CEP or CET to CP	5.0	0.5	
t _w	Clock Pulse Width (Load)	3.3	5.0	ns
	HIGH or LOW	5.0	5.0	
t _w	Clock Pulse Width (Count)	3.3	5.0	ns
	HIGH or LOW	5.0	5.0	

7

			54/	ACT	
		V _{cc}	T _A = -55°C		Units
Symbol	Parameter	rameter (V) to +125°C		125°C	
		(Note 10)	$C_{1} = 50 \text{ pF}$		
			Min	Max	1
f _{max}	Maximum Clock	5.0	90		MHz
	Frequency				
t _{PLH}	Propagation Delay, CP to Q _n	5.0	1.5	10.5	ns
	(PE Input HIGH or LOW)				
t _{PHL}	Propagation Delay, CP to Q _n	5.0	1.5	10.5	ns
	(PE Input HIGH or LOW)				
t _{PLH}	Propagation Delay	5.0	1.5	12.5	ns
	CP to TC				
t _{PHL}	Propagation Delay	5.0	1.5	13.0	ns
	CP to TC				
t _{PLH}	Propagation Delay	5.0	1.5	9.5	ns
	CET to TC				
t _{PHL}	Propagation Delay	5.0	1.5	9.5	ns
	CET to TC				

Note 10: Voltage Range 5.0 is 5.0V ±0.5V

.

AC Operating Requirements

Symbol	Parameter	V _{cc} (V)	$54ACT$ $T_A = -55^{\circ}C$ $to +125^{\circ}C$ $C_A = 50 = 5$	Units
		(Note 11)	C _L = 50 pF Guaranteed Minimum	-
t _s	Setup Time, HIGH or LOW P _n to CP	5.0	13.5	ns
t _h	Hold Time, HIGH or LOW P _n to CP	5.0	0.5	ns
t _s	Setup Time, HIGH or LOW SR to CP	5.0	13.5	ns
t _h	Hold Time, HIGH or LOW SR to CP	5.0	0.0	ns
t _s	Setup Time, HIGH or LOW PE to CP	5.0	11.5	ns
t _h	Hold Time, HIGH or LOW PE to CP	5.0	0.0	ns
t _s	Setup Time, HIGH or LOW CEP or CET to CP	5.0	7.0	ns
t _h	Hold Time, HIGH or LOW CEP or CET to CP	5.0	0.5	ns
t _w	Clock Pulse Width (Load) HIGH or LOW	5.0	5.0	ns
t _w	Clock Pulse Width (Count) HIGH or LOW	5.0	5.0	ns

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C _{PD}	Power Dissipation	45.0	pF	$V_{CC} = 5.0V$
	Capacitance			





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.