



54LS114

Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears


General Description

The 'LS114 features individual J, K and set inputs and common clock and common clear inputs. When the clock goes HIGH the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change

when the Clock Pulse is HIGH and the bistable will perform according to the truth table as long as the minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

Connection Diagram


Dual-In-Line Package



TL/F/10176-1

Order Number 54LS114DMQB,
54LS114FMQB or 54LS114LMQB
See NS Package Number E20A, J14A or W14B

Logic Symbol



TL/F/10176-2

VCC = Pin 14

GND = Pin 7

Pin Names	Description
J1, J2, K1, K2	Data Inputs
$\overline{CP}$	Clock Pulse Input (Active Falling Edge)
$\overline{CD}$	Direct Clear Input (Active LOW)
$\overline{SD1}$, $\overline{SD2}$	Direct Set Inputs (Active LOW)
Q1, Q2, $\overline{Q1}$, $\overline{Q2}$	Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V

Input Voltage 7V

Operating Free Air Temperature Range
54LS -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	54LS114			Units
		Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.7	V
I _{OH}	High Level Output Current			-0.4	mA
I _{OL}	Low Level Output Current			4	mA
T _A	Free Air Operating Temperature	-55		125	°C
t _s (H) t _s (L)	Setup Time Jn or Kn to $\overline{CP}$	20 20			ns
t _h (H) t _h (L)	Hold Time Jn or Kn to $\overline{CP}$	0 0			ns
t _w (H) t _w (L)	$\overline{CP}$ Pulse Width	20 15			ns
t _w	$\overline{CD}$ or $\overline{SDn}$ Pulse Width	15			ns

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA			-1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max, V _{IL} = Max	2.5			V
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max, V _{IH} = Min			0.4	V
					0.5	
I _I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 10V; Jn, Kn Inputs			0.1	mA
		SD1, SD2 Inputs			0.3	mA
		CD Input			0.6	mA
		CP Input			0.8	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.7V; Jn, Kn Inputs			20	μA
		SD1, SD2 Inputs			60	μA
		CD Input			120	μA
		CP Input			160	μA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Electrical Characteristics (Continued)

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}$, $V_I = 0.4V$ Jn, Kn Inputs SD1, SD2 Inputs CD Input CP Input			−0.4 −0.8 −1.6 −1.44	mA mA mA mA
I_{OS}	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 2)	−20		−100	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$, $V_{CP} = 0V$			8.0	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^\circ C$.**Note 2:** Not more than one output should be shorted at a time, and the duration should not exceed one second.**Switching Characteristics** $V_{CC} = +5.0V$, $T_A = +25^\circ C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	$R_L = 2k$, $C_L = 15\text{ pF}$		Units
		Min	Max	
f_{max}	Maximum Count Frequency	30		MHz
t_{PLH} t_{PHL}	Propagation Delay $\overline{CP}$ to Q or $\overline{Q}$		16 24	ns
t_{PLH} t_{PHL}	Propagation Delay CD or SDn to Q or $\overline{Q}$		16 24	ns

Truth Table

Inputs		Output
@ t_n		@ t_{n+1}
J	K	Q
L	L	Q_n
L	H	L
H	L	H
H	H	$\overline{Q_n}$

Asynchronous Inputs:LOW input to $\overline{SD}$ sets Q to HIGH levelLOW input to $\overline{CD}$ sets Q to LOW level


Clear and Set are independent of clock

Simultaneous LOW on $\overline{CD}$ and $\overline{SD}$ makes both Q and $\overline{Q}$ HIGH

H = HIGH Voltage Level

L = LOW Voltage Level

 t_n = Bit time before clock pulse. t_{n+1} = Bit time after clock pulse.

Logic Diagram (one half shown)

TL/F/10176-3