

FUNCTIONAL DESCRIPTION — The '374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedence state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

TRUTH TABLE

IN	PUTS	OU-	TPUTS	
Dn	СР	OE	On	
H L X	× ۲	L L H	H L Z	H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
lcc	Power Supply Current, Outputs OFF		45	mA	$V_{CC} = Max, D_n = Gnd$ $\overline{OE} = 4.5 V$

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

SYMBOL		54/74LS CL = 45 pF		UNITS	CONDITIONS
	PARAMETER				
		Min	Мах	1	
f _{max}	Maximum Clock Frequency	35		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to O _n		28 28	ns	Figs. 3-1, 3-8
tpzh tpzL	Output Enable Time		28 28	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω
tphz tpLz	Output Disable Time		20 25	ns	Figs. 3-3, 3-11, 3-12 R _L = 667 Ω , C _L = 5 pF

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25°C

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		CONDITIONS
t _s (H) t _s (L)	Setup Time HIGH or LOW Dn to CP	20 20		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW Dn to CP	0 0		ns	- 1 ig. 0-0
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	15 15		ns	Fig. 3-8