

54LS/74LS375
4-BIT LATCH

DESCRIPTION — The '375 is a 4-bit D-type latch for use as temporary storage for binary information between processing units and input/output or indicator units. When its Enable (E) input is HIGH, a latch is transparent, i.e., the Q output will follow the D input each time it changes. When E is LOW a latch stores the last valid data present on the D input preceding the HIGH-to-LOW transition of E. The '375 is functionally identical to the '75 except for the corner power pins.


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	
Plastic DIP (P)	A	74LS375PC		9B
Ceramic DIP (D)	A	74LS375DC	54LS375DM	6B
Flatpak (F)	A	74LS375FC	54LS375FM	4L


INPUT LOADING/FAN-OUT: See Section 3 for U.L.definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D ₁ — D ₄	Data Inputs	0.5/0.25
E _{1,2}	Latches 1, 2 Enable Input	2.0/1.0
E _{3,4}	Latches 3, 4 Enable Input	2.0/1.0
Q ₁ — Q ₄	Latch Outputs	10/5.0 (2.5)
$\bar{Q}_1$ — $\bar{Q}_4$	Complementary Latch Outputs	10/5.0 (2.5)

CONNECTION DIAGRAM
PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8

