54/74122

RETRIGGERABLE RESETTABLE MULTIVIBRATOR


DESCRIPTION — The '122 features positive and negative dc level triggering inputs, complementary outputs, an optional 10 k Ω internal timing resistor and an overiding Direct Clear (\overline{C}_D) input. When the circuit is in the quasi-stable (delay) state, another trigger applied to the inputs (per Truth Table) will cause the delay period to start again, without disturbing the outputs. This process can be repeated indefinitely and thus the output pulse period (Q HIGH, \overline{Q} LOW) can be made as long as desired. Alternatively, a delay period can be terminated by a LOW signal applied to \overline{C}_D , which also prevents triggering. An internal connection from \overline{C}_D to the input gate makes it possible to trigger the circuit by a positive-going signal on \overline{C}_D , as shown in the Truth Table. For timing capacitor values greater than 1000 pF, the output pulse width is defined as follows:

 $t_{w} = 0.32 \; R_{X} C_{X} \; (1.0 + 0.7/R_{X})$ Where t_{w} is in ns, R_{X} is in $k\Omega$ and C_{X} is in pF.


ORDERING CODE: See Section 9

-	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 \text{ V, } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	TYPE	
Plastic DIP (P)	Α	74122PC		9A	
Ceramic DIP (D)	Α	74122DC	54122DM	6A	
Flatpak (F)	Α	74122FC	54122FM	31	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 14 GND = Pin 7 NC = Pins 10, and 12

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
$\overline{A}_1, \overline{A}_2$	Trigger Inputs (Active Falling Edge)	1.0/1.0
B ₁ , B ₂	Trigger Inputs (Active Rising Edge)	1.0/1.0
B ₁ , B ₂ C _D	Direct Clear Inputs (Active LOW)	2.0/2.0
Q, Q	Outputs	20/10

TRIGGERING TRUTH TABLE


INPUTS*					RESPONSE
\bar{C}_{D}	Ā ₁	\bar{A}_2	Bı	B ₂	
L X H	×~~~	X L X	X X L	X X H	No Trigger No Trigger No Trigger Trigger
Х Х Х	X H L L	X H X X	\\\	L H H	No Trigger No Trigger Trigger Trigger

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

*Input pins 1 and 2 are logically interchangeable, as are input pins 3 and 4.








Fig. a

	ARERATINA TEMPERATURE	RANGE (unless otherwise specified)
IDC: CHARACIFRISTICS OVER	OPERALING LEMPERALURE	HANGE (liniess otherwise specified)

SYMBOL	PARAMETER	54	1/74	UNITS	CONDITIONS
	T ANAMETER	Min	Max		
los	Output Short Circuit Current	-10	-40	mA	V _{CC} = Max
lcc	Power Supply Current		28	mA	Vcc = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

		54	1/74			
SYMBOL	PARAMETER	$C_L = 15 \text{ pF}$ $R_L = 400 \Omega$		UNITS	CONDITIONS	
		Min	Max			
tpLH	Propagation Delay B to Q		28	ns		
tPLH	Propagation Delay Ā _n to Q		33	ns	$C_X = 0 pF, R_X = 5 k\Omega$	
tpHL	Propagation Delay B to Q		36	ns	Fig. 3-1, Fig. a	
tpHL	Propagation Delay Ā _n to Q		40	ns		
tpLH	Propagation Delay		40	ns	$C_X = 0 \text{ pF, } R_X = 5 \text{ k}\Omega$	
tpHL	Propagation Delay CD to Q		27	ns	Figs. 3-1, 3-10	
t _{w(out)}	Pulse Width at Q with Zero Timing Capacitor		65	ns	$C_X = 0$ pF, $R_X = 5$ k Ω Fig. 3-1, Fig. a	
t _{w(out)}	Pulse Width with External Timing Components	3.08	3.76	μS	$C_X = 1000 \text{ pF, } R_X = 10 \text{ k}\Omega$ Figs. 3-1, Fig. a	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER		54/74		UNITS	CONDITIONS
0,,,,,		Min Max 40	Max	ns		
tw	Trigger Pulse Width					
R _X	External Timing Resistor	XC XM	5.0 5.0	50 25	kΩ	Over Operating V _{CC} and Temperature Range
Cx	External Timing Capacitor		No Res	trictions	pF	