



High-Speed CMOS 8-Bit Register with Asynchronous Reset

QS54/74FCT273T

FEATURES/BENEFITS

- Pin and function compatible to the 74F273, 74FCT273 and 74ABT273
- Industrial temperature -40°C to 85°C
- CMOS power levels: <7.5mW static
- Available in SOIC, QSOP, ZIP, HQSOP
- Undershoot clamp diodes on all inputs
- TTL-compatible input and output levels
- Ground bounce controlled outputs
- Reduced output swing of 0-3.5V
- Military product compliant to MIL-STD-883, Class B


FCT-T 273T

- JEDEC-FCT spec compatible
- A and C speed grades with 5.2ns t_{PD} for C
- $I_{OL} = 48\text{mA}$ Ind., 32mA Mil.

DESCRIPTION

The QSFCT273T is a high-speed CMOS TTL-compatible 8-bit registers with an asynchronous reset input, buffered common clock, and a buffered output drive. Data is stored in the register on the rising edge of the clock. The high output current I_{OL} and I_{OH} drive high capacitance loads. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression (see QSI Application Note AN-001), and outputs will not load an active bus when V_{CC} is removed from the device.

Figure 1. Functional Block Diagram



QS54/74FCT273T

Figure 2. Pin Configurations (All Pins Top View)




Table 1. Pin Description

Name	I/O	Description
Di	I	Data Inputs
Oi	O	Data Outputs
CP	I	Clock Input
CLR	I	Clear Input

Table 2. Function Table

Inputs			Internal Q Value	Outputs O _i	Function
CLR	CP	Di			
L	X	X	L	L	Clear Register
H	↑	L	L	L	Load Input Data
H	↑	H	H	H	Load Input Data

QS54/74FCT273T

Table 3. Absolute Maximum Ratings

Supply Voltage to Ground	-0.5V to 7.0V
DC Output Voltage V_{OUT}	-0.5V to 7.0V
DC Input Voltage V_{IN}	-0.5V to 7.0V
AC Input Voltage (for a pulse width $\leq 20\text{ns}$)	-3.0V
DC Input Diode Current with $V_{IN} < 0$	-20mA
DC Output Diode Current with $V_{OUT} < 0$	-50mA
DC Output Current Max. Sink Current/Pin	120mA
Maximum Power Dissipation	0.5 watts
T_{STG} Storage Temperature	-65° to 150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to QSI devices that result in functional or reliability type failures.

Table 4. Capacitance⁽¹⁾

$T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$, $V_{IN} = 0\text{V}$, $V_{OUT} = 0\text{V}$

Pins ⁽²⁾	SOIC	QSOP	ZIP	Unit
1, 3, 4, 7, 8, 11, 12, 13, 14, 17, 18	4	4	7	pF
2, 5, 6, 9, 12, 15, 16, 19	8	8	10	pF

Notes:

1. Capacitance is characterized but not tested.
2. Pin reference for 20-pin package.

Table 5. Power Supply Characteristics

Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$, freq = 0 $0\text{V} \leq V_{IN} \leq 0.2\text{V}$ or $V_{CC}-0.2\text{V} \leq V_{IN} \leq V_{CC}$	—	1.5	mA
ΔI_{CC}	Supply Current per Input @ TTL HIGH	$V_{CC} = \text{Max.}$, $V_{IN} = 3.4\text{V}$, freq = 0 ⁽²⁾	—	2.0	mA
Q_{CCD}	Supply Current per Input per MHz	$V_{CC} = \text{Max.}$, Outputs Open and Enabled One Bit Toggling @ 50% Duty Cycle Other Inputs at GND or $V_{CC}^{(3,4)}$	—	0.25	mA/ MHz

Notes:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC specifications.
2. Per TTL driven input ($V_{IN} = 3.4\text{V}$).
3. For flip-flops, Q_{CCD} is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not tested.
4. I_C can be computed using the above parameters as explained in the Technical Overview section.

QS54/74FCT273T

Table 6. DC Electrical Characteristics Over Operating Range

Industrial $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 5.0\text{V} \pm 5\%$

Military $T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V_{IH}	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	—	—	V
V_{IL}	Input LOW Voltage	Logic LOW for All Inputs	—	—	0.8	V
ΔV_T	Input Hysteresis	$V_{TLH} - V_{THL}$ for All Inputs	—	0.2	—	V
$ I_{IH} $ $ I_{IL} $	Input Current Input HIGH or LOW	$V_{CC} = \text{Max.}, 0 \leq V_{IN} < V_{CC}$	—	—	5	μA
I_{OS}	Short Circuit Current	$V_{CC} = \text{Max.}, V_{OUT} = \text{GND}^{(2,3)}$	-60	—	—	mA
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}, T_A = 25^\circ\text{C}^{(3)}$	—	-0.7	-1.2	V
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $I_{OH} = -12\text{mA (MIL)}$ $I_{OH} = -15\text{mA (IND)}$	2.4 2.4	— —	— —	V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$ $I_{OL} = 32\text{mA (MIL)}$ $I_{OL} = 48\text{mA (IND)}$	— —	— —	0.50 0.50	V

Notes:

1. Typical values indicate $V_{CC} = 5.0\text{V}$ and $T_A = 25^\circ\text{C}$.
2. Not more than one output should be shorted and the duration is ≤ 1 second.
3. These parameters are guaranteed by design but not tested.

QS54/74FCT273T

Table 7. Switching Characteristics Over Operating Range

Industrial $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 5.0\text{V} \pm 5\%$ Military $T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = 5.0\text{V} \pm 10\%$
 $C_{LOAD} = 50\text{ pF}$, $R_{LOAD} = 500\Omega$ unless otherwise noted.

Symbol	Description ⁽¹⁾	273A		273C		Unit
		Min	Max	Min	Max	
t_{PHL}	Propagation Delay CP, \overline{CLR} to Oi	IND MIL	2 2	7.2 8.3	2 —	5.2 —
t_S	Data Setup Time Di to CP	IND MIL	2 2	— —	1.5 —	ns ns
t_H	Data Hold Time Time Di to CP	IND MIL	1.5 1.5	— —	1 —	ns ns
t_{WCP}	Clock Pulse Width HIGH or LOW	IND ⁽²⁾ MIL ⁽²⁾	6 6	— —	4 —	ns ns
t_{WCLR}	\overline{CLR} Pulse Width HIGH or LOW	IND ⁽²⁾ MIL ⁽²⁾	6 6	— —	5 —	ns ns
t_{REC}	\overline{CLR} Recovery Time \overline{CLR} to CP	IND ⁽²⁾ MIL ⁽²⁾	2 2.5	— —	1.5 —	ns ns

Notes:

1. Minimums guaranteed but not tested for all parameters except t_S and t_H .
2. This parameter is guaranteed by design but not tested.
3. See Test Circuit and Waveforms.