# 74LCX16500 18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs

#### **General Description**

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active-high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses <del>OEBA</del>, LEBA, and <del>CLKBA</del>. The output enables are complementary (OEAB is active high and <del>OEBA</del> is active low).


To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### **Features**

- 6.0 ns tpD max, 20 µA ICCQ max
- 5V tolerant inputs and outputs
- Power down high impedance inputs and outputs
- 2.0V-3.6V V<sub>CC</sub> supply operation
- ±24 mA output drive
- Implements patented Quiet Series<sup>TM</sup> noise/EMI reduction circuitry
- Functionally compatible with 74 series 16500
- Latch-up performance exceeds 500 mA
- ESD performance:
  - Human body model > 2000V Machine model > 200V

#### **Connection Diagram**

Pin Assignment for SSOP and TSSOP




TL/F/12407-1

### **Function Table†**

	Output			
OEAB	OEAB LEAB CLKAB			В
L	Х	Х	Χ	Z
н	Н	X	L	L
н	н	X	н	н
н	L	1	L	L
Н	L	1	Н	н
Н	L	Н	X	В <sub>0</sub> ‡ В <sub>0</sub> §
Н	L	L	X	B <sub>0</sub> §

- † A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA,
- ‡ Output level before the indicated steady-state input conditions were established
- § Output level before the indicated steady-state input conditions were established, provided that  $\overline{\text{CLKAB}}$  was low before LEAB went low.

Preliminary Data: National Semiconductor reserves the right to make changes at any time without notice.



## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		٧
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in TRI-STATE®	V
		-0.5 to V <sub>CC</sub> + 0.5	Output in High or Low State (Note 2)	V
liK	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
ЮК	DC Output Diode Current	-50 +50	V <sub>O</sub> < GND V <sub>O</sub> > V <sub>CC</sub>	mA
ю	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current per Supply Pin	±100		mA
IGND	DC Ground Current per Ground Pin	±100		mA
TSTG	Storage Temperature	-65 to +150		°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: In Absolute Maximum Rating must be observed.

## **Recommended Operating Conditions**

Symbol	Paramete	Min	Max	Units	
V <sub>CC</sub>	Supply Voltage	Operating Data Retention	2.0 1.5	3.6 3.6	٧
VI	Input Voltage		0	5.5	٧
V <sub>O</sub>	Output Voltage	HIGH or LOW State TRI-STATE	0 0	V <sub>CC</sub> 5.5	٧
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V$		±24 ±12	mA
TA	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V-2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
				Min	Max	
VIH	HIGH Level Input Voltage		2.7-3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7-3.6		0.8	٧
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.7-3.6	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -12  \text{mA}$	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4	-	V
	i	I <sub>OH</sub> = -24 mA	3.0	2.2		V
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7-3.6		0.2	V
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	V
		I <sub>OL</sub> = 24 mA	3.0		0.55	٧
	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 5.5V	2.7-3.6		±5.0	μΑ
loz	TRI-STATE I/O Leakage	$0 \le V_O \le 5.5V$ $V_I = V_{IH} \text{ or } V_{IL}$	2.7-3.6	-	±5.0	μА
OFF	Power-Off Leakage Current	$V_1$ or $V_0 = 5.5V$	0		100	μА
loc	Quiescent Supply Current	$V_1 = V_{CC}$ or GND	2.7-3.6		20	μА
		$3.6V \le V_{I}, V_{O} \le 5.5V$	2.7-3.6		±20	μА
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		500	μА

## **AC Electrical Characteristics**

Symbol	Parameter _	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				
		$V_{CC} = 3.3V \pm 0.3V$		V <sub>CC</sub> = 2.7V		Units
		Min	Max (Note 1)	Min	Max (Note 1)	
f <sub>max</sub>	Maximum Clock Frequency	170				MHz
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Bus to Bus	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Clock to Bus	1.5 1.5	6.5 6.5	1.5 1.5	7.5 7.5	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay LE to Bus	1.5 1.5	6.5 6.5	1.5 1.5	7.5 7.5	ns
t <sub>PZL</sub>	Output Enable Time	1.5 1.5	7.5 7.5	1.5 1.5	8.5 8.5	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output Disable Time	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
ts	Setup Time	2.5		2.5		ns
tн	Hold Time	1.5		1.5		ns
tw	Pulse Width	3.0		3.0		ns
toshl toslh	Output to Output Skew (Note 2)		1.0 1.0			ns

Note 1: The Maximum AC limits are design target. Actual performance will be specified upon completion of characterization.

Note 2: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toSHI), or LOW to HIGH (toSLH).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	Vcc	T <sub>A</sub> = 25°C	Units	
	Farameter	Conditions	(V)	Typical	Oilles	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	٧	
V <sub>OLV</sub>	Quiet Output Dynamic Valley VOL	$C_L = 50  pF, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V	

# Capacitance

Symbol Parameter		Conditions	Typical	Units		
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = Open, V <sub>I</sub> = 0V or V <sub>CC</sub>	7	pF		
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF		
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V, V_{I} = 0V \text{ or } V_{CC}, F = 10 \text{ MHz}$	20	pF		

# 74LCX16500 Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

