54LS/74LS395

4-BIT SHIFT REGISTER (With 3-State Outputs)


DESCRIPTION — The '395 is a 4-bit register with 3-state outputs and can operate in either a synchronous parallel load or a serial shift-right mode, as determined by the Select input. An asynchronous active LOW Master Reset $(\overline{\text{MR}})$ input overrides the synchronous operations and clears the register. An active LOW Output Enable $(\overline{\text{OE}})$ input controls the 3-state output buffers, but does not interfere with the other operations. The fourth stage also has a conventional output for linking purposes in multi-stage serial operations.

- SHIFT RIGHT OR PARALLEL 4-BIT REGISTER
- 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY CMOS AND TTL COMPATIBLE


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 \pm 5\%,$ $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C to } +125^{\circ}\text{ C}$	TYPE	
Plastic DIP (P)	A	74LS395PC		9B	
Ceramic DIP (D)	А	74LS395DC	54LS395DM	6B	
Flatpak (F)	Α	74LS395FC	54LS395FM	4L	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
P ₀ — P ₃	Parallel Data Inputs	0.5/0.25
Ds	Serial Data Input	0.5/0.25
S <u>CP</u> MR OE O ₀ — O ₃	Mode Select Input	0.5/0.25
CP	Clock Pulse Input (Active Falling Edge)	0.5/0.25
MR	Master Reset Input (Active LOW)	0.5/0.25
ŌĒ	Output Enable Input (Active LOW)	0.5/0.25
O ₀ — O ₃	3-State Register Outputs	65/5.0
		(25)/(2.5)
Q ₃	Flip-flop Output	10/5.0
		(2.5)

FUNCTIONAL DESCRIPTION — The '395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel (P_n) input or from the preceding stage. When the Select input is HIGH, the P_n inputs are enabled. A LOW signal on the S input enables the serial inputs for shift-right operations, as indicated in the Truth Table.

State changes are initiated by HIGH-to-LOW transitions on the Clock Pulse (\overline{CP}) input. Signals on the P_n , D_S and S inputs can change when the Clock is in either state, provided that the recommended setup and hold times are ovserved. When the S input is LOW, a \overline{CP} HIGH-LOW transition transfers data in Q_0 to Q_1 , Q_1 to Q_2 , and Q_2 to Q_3 . A left-shift is accomplished by connecting the outputs back to the P_n^* inputs, but offset one place to the left, i.e., Q_3 to Q_2 , Q_2 to Q_1 , and Q_1 to Q_0 , with Q_2 acting as the linking input from another package.

When the \overline{OE} input is HIGH, the output buffers are disabled and the $O_0 - O_3$ outputs are in a high impedance condition. The shifting, parallel loading or resetting operations can still be accomplished, however.

MODE SELECT TABLE

OPERATING MODE		INPUTS @ tn					OUTPUTS @ tn+1			
		СP	s	Ds	Pn	Ο ₀	01	O ₂	Оз	
Asynchronous Reset Shift, SET First Stage	Н	χ l	X	н	X X	L	L O _{0n}	L O _{1n}	L O _{2n}	
Shift, RESET First Stage Parallel Load	ΙI	7	ΙI	L X	X Pn	L Po	O _{0n} P ₁	O _{1n} P ₂	O _{2n} P ₃	


tn, tn + 1 = Time before and after CP HIGH-to-LOW transition

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/	74LS	UNITS	CONDITIONS
			Min	Max		
los	Output Short Ci	rcuit Current	-20	-100	mA	V _{CC} = Max
lcc	Power Supply Current	Output OFF Outputs ON		29 25	mA	$\begin{array}{c} V_{CC} = \text{Max; } P_n = \text{Gnd} \\ \hline \overline{CP} = \\ \hline \overline{OE}, D_S, S = 4.5 \text{ V} \\ \hline V_{CC} = \text{Max; } D_S, S = 4.5 \text{ V} \\ \hline \overline{OE}, \overline{CP}, P_n = \text{Gnd} \end{array}$

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL		54/	74LS		CONDITIONS
	PARAMETER	C _L =	15 pF	UNITS	
		Min	Max		
fmax	Maximum Shift Frequency	30		MHz	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP to On		35 25	ns	Figs. 3-1, 3-9
tpHL	Propagation Delay MR to On		35	ns	Figs. 3-1, 3-17
tpzh tpzL	Output Enable Time		20 20	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ
t _{PHZ} t _{PLZ}	Output Disable Time		17 23	ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 k\Omega C_L = 5 pF$

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$

SYMBOL	PARAMETER	54/	74LS	UNITS	CONDITIONS
		Min	Max]	
t _s (H) t _s (L)	Setup Time HIGH or LOW S, Ds or Pn to CP	20 20		ns	Fig. 3-7
t _h (H)	Hold Time HIGH or LOW S, Ds or Pn to CP	5.0 5.0		ns	Fig. 3-7
t _w (L)	CP Pulse Width LOW	18		ns	Fig. 3-9
t _w (L)	MR Pulse Width LOW	20	,	ns	Fig. 3-17