

74LVT16245 3.3V ABT 16-Bit Transceiver with TRI-STATE® Outputs

General Description

The LVT16245 contains sixteen non-inverting bidirectional buffers with TRI-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/R inputs determine the direction of data flow through the device. The OE inputs disable both the A and B ports by placing them in a high impedance state.


This non-inverting transceiver is designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16245 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/ +64 mA
- Available in SSOP and TSSOP
- Functionally compatible with the 74 series 16245
- Latch-up performance exceeds 500 mA

Ordering Code: See Section 11

Logic Symbol




Pin Names	Description
OE _n	Output Enable Input (Active Low)
T/R _n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs/TRI-STATE Outputs
B ₀ -B ₁₅	Side B Inputs/TRI-STATE Outputs

	SSOP	TSSOP JEDEC
Order Number	74LVT16245MEA 74LVT16245MEAX	74LVT16245MTD 74LVT16245MTDX
See NS Package Number	MS48A	MTD48

Connection Diagram

Pin Assignment for
SSOP and TSSOP



Functional Description

The LVT16245 contains sixteen non-inverting bidirectional buffers with TRI-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Truth Tables

Inputs		Outputs
\overline{OE}_1	T/\overline{R}_1	
L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇
L	H	Bus A ₀ –A ₇ Data to Bus B ₀ –B ₇
H	X	HIGH-Z State on A ₀ –A ₇ , B ₀ –B ₇

H = High Voltage Level


L = Low Voltage Level

Inputs		Outputs
\overline{OE}_2	T/\overline{R}_2	
L	L	Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅
L	H	Bus A ₈ –A ₁₅ Data to Bus B ₈ –B ₁₅
H	X	HIGH-Z State on A ₈ –A ₁₅ , B ₈ –B ₁₅


X = Immaterial

Z = High Impedance

Logic Diagrams



TL/F/12020-3



TL/F/12020-4

Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.