

74LVX4245 8-Bit Dual Supply Translating Transceiver with TRI-STATE® Outputs

General Description

The LVX4245 is a dual-supply, 8-bit translating transceiver that is designed to interface between a 5V bus and a 3V bus in a mixed 3V/5V supply environment. The Transmit/Receive (T/\overline{R}) input determines the direction of data flow. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition. The A port interfaces with the 5V bus; the B port interfaces with the 3V bus.


The LVX4245 is suitable for mixed voltage applications such as laptop computers using 3.3V CPU's and 5V LCD displays.

Features

- Bidirectional interface between 5V and 3V buses
- Control inputs compatible with TTL level
- 5V data flow at A port and 3V data flow at B port
- Outputs source/sink 24 mA at 5V bus; 12 mA at 3V bus
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Available in SOIC and QSOP packages
- Implements patented Quiet Series EMI reduction circuitry
- Functionally compatible with the 74 series 245

Ordering Code: See Section 11

Logic Symbol




TL/F/11540-1

Pin Names	Description
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
A ₀ -A ₇	Side A Inputs or TRI-STATE Outputs
B ₀ -B ₇	Side B Inputs or TRI-STATE Outputs

Connection Diagram

Pin Assignment for SOIC and QSOP




TL/F/11540-2

	SOIC JEDEC	QSOP
Order Number	74LVX4245WM	74LVX4245QSC
	74LVX4245WMX	74LVX4245QSCX
See NS Package Number	M24B	MQA24

Truth Table

Inp	uts	Outputs				
ŌĒ	T/R	Carpara				
L	L	Bus B Data to Bus A				
L	н	Bus A Data to Bus B				
н	X	HIGH-Z State				

Logic Diagram



Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CCA}, V_{CCB}) -0.5V to +7.0VDC Input Voltage (Vi) @ OE, T/R -0.5V to $V_{CCA} + 0.5V$

DC Input/Output Voltage (VI/O)

-0.5V to $V_{CCA} + 0.5$ V @ A(n) @ B(n) -0.5V to $V_{CCB} + 0.5V$

DC Input Diode Current (IIN) @ OE, T/R DC Output Diode Current (IOK) ±50 mA DC Output Source or Sink Current (In) ± 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ± 50 mA and Max Current @ ICCA ± 200 mA @ Icca ± 100 mA

Storage Temperature Range (TSTG) -65°C to +150°C

DC Latch-Up Source or Sink Current

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Supply Voltage

VCCA 4.5V to 5.5V 2.7V to 3.6V VCCB Input Voltage (Vi) @ OE, T/R 0V to V_{CCA} Input/Output Voltage (VI/O)

@ A(n)

0V to V_{CCA} 0V to V_{CCB} @ B(n)

Free Air Operating Temperature (TA)

-40°C to +85°C 74LVX Minimum Input Edge Rate (Δt/ΔV) 8 ns/V

VIN from 30% to 70% of VCC V_{CC} @ 3.0V, 4.5V, 5.5V

DC Electrical Characteristics

					74LVX4245		74LVX4245		Conditions	
Symbol Parameter		•	V _{CCA} (V)	V _{CCB}	T _A +25°C		T _A = -40°C to +85°C	Units		
					Тур	Guara	anteed Limits			
V _{IHA}	Minimum High Level	A(n), T/R, OE	5.5 4.5	3.3 3.3		2.0 2.0	2.0 2.0	v	$V_{OUT} \le 0.1V$ or $\ge V_{CC} - 0.1V$	
V _{IHB}	Input Voltage	B(n)	5.0 5.0	3.6 2.7		2.0 2.0	2.0 2.0	, v		
V _{ILA}	Maximum Low Level Input Voltage	A(n), T/R, OE	5.5 4.5	3.3 3.3		0.8 0.8	0.8 0.8	v	V _{OUT} ≤ 0.1V or ≥ V _{CC} −0.1V	
V _{ILB}		B(n)	5.0 5.0	2.7 3.6		0.8 0.8	0.8 0.8	V		
V _{OHA}	Output Voltage		4.5 4.5	3.0 3.0	4.5 4.25	4.4 3.86	4.4 3.76	٧	$I_{OUT} = -100 \mu\text{A}$ $I_{OH} = -24 \text{mA}$	
V _{OHB}			4.5 4.5 4.5	3.0 3.0 2.7	2.99 2.8 2.5	2.9 2.4 2.4	2.9 2.4 2.4	V	$I_{OUT} = -100 \mu A$ $I_{OH} = -12 \text{ mA}$ $I_{OL} = -8 \text{ mA}$	
Vola	Maximum Low Level Output Voltage		4.5 4.5	3.0 3.0	0.002 0.18	0.1 0.36	0.1 0.44	٧	$I_{OUT} = 100 \mu A$ $I_{OL} = 24 \text{ mA}$	
V _{OLB}			4.5 4.5 4.5	3.0 3.0 2.7	0.002 0.1 0.1	0.1 0.31 0.31	0.1 0.4 0.4	٧	$I_{OUT} = 100 \mu A$ $I_{OL} = 12 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	
lin	Maximum Input Leakage Current @ OE, T/R		5.5	3.6		±0.1	± 1.0	μΑ	V _I = V _{CCA} , GND	
I _{OZA}	Maximum TRI-STATE Output Leakage @ A(n)		5.5	3.6		±0.5	±5.0	μА	$V_I = V_{IL}, V_{IH}$ $\overline{OE} = V_{CCA}$ $V_O = V_{CCA}, GND$	

±300 mA

DC Electrical Characteristics (Continued)

				74LV)	(4245	74LVX4245			
Symbol	Parameter	V _{CCA} (V)	V _{CCB} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
				Тур	Typ Guaranteed Limits			×	
lozB	Maximum TRI-STATE Output Leakage @ B(n)	5.5	3.6		±0.5	±5.0	μΑ	$V_I = V_{IL}, V_{IH}$ $\overline{OE} = V_{CCA}$ $V_O = V_{CCB}, GND$	
ΔI _{CC}	Maximum I _{CCT} /Input @ A(n), T/R, OE	5.5	3.6	1.0	1.35	1.5	mA	$V_I = V_{CCA} - 2.1V$	
	Input @ B(n)	5.5	3.6		0.35	0.5	mA	$V_I = V_{CCB} - 0.6V$	
ICCA	Quiescent V _{CCA} Supply Current	5.5	3.6		8	80	μΑ	$ A(n) = V_{CCA} \text{ or GND} $ $ B(n) = V_{CCB} \text{ or GND,} $ $ \overline{OE} = \text{GND T/}\overline{R} = \text{GND} $	
ICCB	Quiescent V _{CCB} Supply Current	5.5	3.6		5	50	μΑ	$ \begin{array}{l} A(n) = V_{CCA} \text{ or GND} \\ B(n) = V_{CCB} \text{ or GND,} \\ \overline{OE} = \text{GND T/} \overline{R} = V_{CCA} \end{array} $	
V _{OLPA} V _{OLPB}	Quiet Output Maximum Dynamic V _{OL}	5.0 5.0	3.3 3.3		1.5 0.8		٧	(Notes 1, 2)	
V _{OLVA} V _{OLVB}	Quiet Output Minimum Dynamic V _{OL}	5.0 5.0	3.3 3.3		-1.2 -0.8		٧	(Notes 1, 2)	
V _{IHDA} V _{IHDB}	Minimum High Level Dynamic Input Voltage	5.0 5.0	3.3 3.3		2.0 2.0		٧	(Notes 1, 3)	
V _{ILDA} V _{ILDB}	Maximum Low Level Dynamic Input Voltage	5.0 5.0	3.3 3.3		0.8 0.8		٧	(Notes 1, 3)	

[†]Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: Worst case package.

Note 2: Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.

Note 3: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to V_{CC} level. Input-under-test switching: V_{CC} level to threshold (V_{IHD}), OV to threshold (V_{ILD}), f = 1 MHz.

AC Electrical Characteristics: See Section 2 for Test Methodology

		74LVX4245		74LVX	4245	74LVX4245			
Symbol	Parameters	T _A = +25°C C _L = 50 pF *V _{CCA} = 5V **V _{CCB} = 3.3V			$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ $^{\circ}\text{V}_{CCA} = 5\text{V}$ $^{\circ}\text{V}_{CCB} = 3.3\text{V}$		$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ $^{\circ}\text{V}_{CCA} = 5\text{V}$ $^{\circ}\text{V}_{CCB} = 2.7\text{V}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
t _{PHL} t _{PLH}	Propagation Delay A to B	1.0 1.0	5.1 5.3	8.5 8.5	1.0 1.0	9.0 9.0	1.0 1.0	10.0 10.0	ns
t _{PHL}	Propagation Delay B to A	1.0 1.0	5.4 5.5	8.5 8.5	1.0 1.0	9.0 9.0	1.0 1.0	10.0 10.0	ns
t _{PZL}	Output Enable Time OE to B	1.0 1.0	6.5 6.7	10.0 10.0	1.0 1.0	10.5 10.5	1.0 1.0	11.5 11.5	ns
t _{PZL}	Output Enable Time OE to A	1.0 1.0	5.2 5.8	9.0 9.0	1.0 1.0	9.5 9.5	1.0 1.0	10.0 10.0	ns
t _{PHZ}	Output Disable Time OE to B	1.0 1.0	6.0 3.3	9.5 6.5	1.0 1.0	10.0 7.0	1.0 1.0	10.0 7.5	ns
t _{PHZ}	Output Disable Time OE to A	1.0 1.0	3.9 2.9	7.0 6.5	1.0 1.0	7.5 7.0	1.0 1.0	7.5 7.5	ns
toshl toslh	Output to Output Skew*** Data to Output		1.0	1.5		1.5		1.5	ns

^{*}Voltage Range 5.0V is 5.0V ±0.5V.

Capacitance


Symbol	Parameter	r	Тур	Units	Conditions
C _{IN}	Input Capacitance		4.5	pF	V _{CC} = Open
C _{I/O}	Input/Output Capacitance		15	pF	$V_{CCA} = 5.0V$ $V_{CCB} = 3.3V$
C _{PD}	Power Dissipation	$B \rightarrow A$	55	pF	V _{CCA} = 5.0V
	Capacitance	$A \rightarrow B$	40	pF	$V_{CCB} = 3.3V$

CPD is measured at 10 MHz

8-Bit Dual Supply Translating Transceiver

The LVX4245 is a dual supply device capable of bidirectional signal translation. This level shifting ability provides an efficient interface between low voltage CPU local bus with memory and a standard bus defined by 5V I/O levels. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5V I/O levels.

Manufactured on a sub-micron CMOS process, the LVX4245 is ideal for mixed voltage applications such as notebook computers using 3.3V CPU's and 5V peripheral devices.



^{**}Voltage Range 3.3V is 3.3V ±0.3V.


^{***}Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (tosh) or LOW to HIGH (tosh). Parameter guaranteed by design.

Applications: Mixed Mode Dual Supply Interface Solution

LVX4245 is designed to solve 3V/5V interfacing issues when CMOS devices cannot tolerate I/O levels above their applied V_{CC}. If an I/O pin of 3V ICs is driven by 5V ICs, the P-Channel transistor in 3V ICs will conduct causing current flow from I/O bus to the 3V power supply. The resulting high current flow can cause destruction of 3V ICs through latchup effects. To prevent this problem, a current limiting resistor is used typically under direct connection of 3V ICs and 5V ICs, but it causes speed degradation.

In a better solution, the LVX4245 configures two different output levels to handle the dual supply interface issues. The "A" port is a dedicated 5V port to interface 5V ICs. The "B" port is a dedicated port to interface 3V ICs. Figure 1 shows how LVX4245 fits into a system with 3V subsystem and 5V subsystem.

This device is also configured as an 8-bit 245 transceiver, giving the designer TRI-STATE capabilities and the ability to select either bidirectional or unidirectional modes. Since the center 20 pins are also pin compatible to 74 series 245, as shown in *Figure 2*, the designer could use this device in either a 3V system or a 5V system without any further work to re-layout the board.



TL/F/11540-4

FIGURE 2. LVX4245 Pin Arrangment Is Compatible to 20-Pin 74 Series 245




FIGURE 1. LVX4245 Fits into a System with 3V Subsystem and 5V Subsystem

TL/F/11540-5