



# 74LVX74

## Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

### General Description

The LVX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary ( $Q$ ,  $\bar{Q}$ ) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

#### Asynchronous Inputs:

LOW input to  $\bar{S}_D$  (Set) sets  $Q$  to HIGH level

LOW input to  $\bar{C}_D$  (Clear) sets  $Q$  to LOW level

Clear and Set are independent of clock


Simultaneous LOW on  $\bar{C}_D$  and  $\bar{S}_D$  makes both  $Q$  and  $\bar{Q}$  HIGH

### Features


- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Available in SOIC JEDEC, SOIC EIAJ and SSOP packages
- Guaranteed simultaneous switching noise level and dynamic threshold performance

### Ordering Code: See Section 11


### Logic Symbols



TL/F/11606-1




TL/F/11606-2



TL/F/11606-4

### Connection Diagram

Pin Assignment  
for SOIC and SSOP



TL/F/11606-3

### Truth Table (Each Half)

Pin Names	Description
D <sub>1</sub> , D <sub>2</sub>	Data Inputs
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs
CD <sub>1</sub> , CD <sub>2</sub>	Direct Clear Inputs
SD <sub>1</sub> , SD <sub>2</sub>	Direct Set Inputs
Q <sub>1</sub> , Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>2</sub>	Outputs

Inputs				Outputs	
$\bar{S}_D$	$\bar{C}_D$	CP	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	/	H	H	L
H	H	/	L	L	H
H	H	L	X	Q <sub>0</sub>	$\bar{Q}_0$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immortal

/ = LOW-to-HIGH Clock Transition

$Q_0(\bar{Q}_0)$  = Previous  $Q(\bar{Q})$  before LOW-to-HIGH Transition of Clock

	SOIC JEDEC	SOIC EIAJ	SSOP TYPE I
Order Number	74LVX74M 74LVX74MX	74LVX74SJ 74LVX74SJX	74LVX74MSCX
See NS Package Number	M14A	M14D	MSC14

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ ) $V_I = -0.5V$	-20 mA
DC Input Voltage ( $V_I$ )	-0.5V to 7V
DC Output Diode Current ( $I_{OK}$ ) $V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	$\pm 25$ mA
DC $V_{CC}$ or Ground Current ( $I_{CC}$ or $I_{GND}$ )	$\pm 50$ mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Power Dissipation	180 mW

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## DC Electrical Characteristics

Symbol	Parameter	$V_{CC}$	74LVX74		74LVX74		Units	Conditions	
			$T_A = +25^\circ C$			$T_A = -40^\circ C$ to $+85^\circ C$			
			Min	Typ	Max	Min	Max		
$V_{IH}$	High Level Input Voltage	2.0 3.0 3.6	1.5 2.0 2.4			1.5 2.0 2.4		V	
$V_{IL}$	Low Level Input Voltage	2.0 3.0 3.6		0.5 0.8 0.8		0.5 0.8 0.8		V	
$V_{OH}$	High Level Output Voltage	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48		V	
$V_{OL}$	Low Level Output Voltage	2.0 3.0 3.0		0.0 0.0 0.36	0.1 0.1	0.1 0.1 0.44	$V_{IN} = V_{IL}$ or $V_{IH}$	$I_{OH} = -50 \mu A$ $I_{OH} = -50 \mu A$ $I_{OH} = -4 mA$	
$I_{IN}$	Input Leakage Current	3.6		$\pm 0.1$		$\pm 1.0$	$\mu A$	$V_{IN} = 5.5V$ or GND	
$I_{CC}$	Quiescent Supply Current	3.6		2.0		20.0	$\mu A$	$V_{IN} = V_{CC}$ or GND	

**Noise Characteristics:** See Section 2 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> (V)	74LVX74		Units	C <sub>L</sub> (pF)		
			T <sub>A</sub> = 25°C					
			Typ	Limit				
V <sub>OOLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	0.3	0.5	V	50		
V <sub>OOLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	-0.3	-0.5	V	50		
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	3.3		2.0	V	50		
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	3.3		0.8	V	50		

Note: Input t<sub>r</sub> = t<sub>f</sub> = 3 ns

**AC Electrical Characteristics:** See Section 2 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> (V)	74LVX74		74LVX74		Units	C <sub>L</sub> (pF)	
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C				
			Min	Typ	Max	Min	Max		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or $\bar{Q}_n$	2.7	7.3	15	1.0	18.5	ns	15	
			9.8	18.5	1.0	22		50	
		3.3 ± 0.3	5.7	9.7	1.0	11.5		15	
			8.2	13.2	1.0	15		50	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay $\bar{C}_{Dn}$ to $\bar{S}_{Dn}$ to Q <sub>n</sub> or $\bar{Q}_n$	2.7	8.4	15.6	1.0	18.5	ns	15	
			10.9	19.1	1.0	22		50	
		3.3 ± 0.3	6.6	10.1	1.0	12		15	
			9.1	13.6	1.0	15.5		50	
t <sub>W</sub>	CP <sub>n</sub> or $\bar{C}_{Dn}$ or $\bar{S}_{Dn}$ Pulse Width	2.7	8.5		10		ns		
		3.3 ± 0.3	6		7				
t <sub>S</sub>	Setup Time D <sub>n</sub> to CP <sub>n</sub>	2.7	8.0		9.5		ns		
		3.3 ± 0.3	5.5		6.5				
t <sub>H</sub>	Hold Time D <sub>n</sub> to CP <sub>n</sub>	2.7	0.5		0.5		ns		
		3.3 ± 0.3	0.5		0.5				
t <sub>rec</sub>	Recovery Time $\bar{C}_{Dn}$ or $\bar{S}_{Dn}$ to CP <sub>n</sub>	2.7	6.5		7.5		ns		
		3.3 ± 0.3	5.0		5.0				
f <sub>max</sub>	Maximum Clock Frequency	2.7	55	135	50		MHz	15	
			45	60	40			50	
		3.3 ± 0.3	95	145	80			15	
			60	85	50			50	
t <sub>OSLH</sub> , t <sub>OSH</sub>	Output to Output Skew (Note 1)	2.7		1.5		1.5	ns	50	

Note 1: Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLHm</sub> - t<sub>PLHn</sub>|, t<sub>OSH</sub> = |t<sub>PHLm</sub> - t<sub>PHLn</sub>|

## Capacitance

Symbol	Parameter	74LVX74			74LVX74			Units	
		TA = +25°C			TA = -40°C to +85°C				
		Min	Typ	Max	Min	Max			
C <sub>IN</sub>	Input Capacitance	4	10		10		pF		
C <sub>PD</sub>	Power Dissipation Capacitance (Note 1)		25				pF		

Note 1: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: I<sub>CC(opr)</sub> =  $\frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{2}$  (per F/F)