# DUAL D-TYPE | 74574

# **EDGE-TRIGGERED FLIP-FLOPS**

## DIGITAL 54/74 TTL SERIES

#### DESCRIPTION

These monolithic dual edge-triggered flip-flops utilize Schottky TTL circuitry to produce very high speed D-type flip-flops. Each flip-flop has individual clear and preset inputs, and also complementary Q and Q outputs.

Information at input D is transferred to the Q output on the positive going edge of the dlock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D-input signal has no effect.

These circuits are fully compatible for use with most TTL or DTL circuits. A full fan-out to 10-normalized series 54S/74S loads is available from each of the dutputs at low logic level. At a high logic level, a fan-out of 20 is available to facilitate tying unused inputs to used inputs. Maximum clock frequency is 75 megahertz, with a typical power dissipation of 75 milliwatts per flip-flop.

The N74S74 is characterized for operation from 0°C to 70°C.

Typical Maximum Input Clock Frequency

90 MHz 75 mW per Flip-Flop

Typical Power Dissipation

#### TRUTH TABLE (Each Flip Flop)


t <sub>n</sub>			t <sub>n</sub> + 1			
INPUT	1	OUTPUT				
D	7	Q		ā		
L	7	L		Н		
н		н		L		

H = High level, L = Low level


NOTES: A. tn = bit time before clock pulse

B. tn+1 = bit time after clock pulse

#### PIN CONFIGURATION



#### FUNCTIONAL BLOCK DIAGRAM (EACH FLIP-FLOP)



#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V	
Normalized fan-out from each output, N	High logic level			20		
Normalized fan-out from each output, N	Low logic level			5.25 20 10		
Clock frequency, fclock			70		MHz	
Width of clock pulse, to (clock)			7		ns	
Width of preset pulse, w (preset)			7		ns	
Width of clear pulse, ty, (clear)			7		ns	
	High level data		10			
Input set-up time, t <sub>set up</sub>	Low level data		12		ns	
Input hold time, thold		0			ns	
Operating free-air temperature, TA		0		70	°c	

#### **ELECTRICAL CHARACTERISTICS**

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
VIН	High level input voltage			2			V
VIL	Low level input voltage					0.8	V
٧ı	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2	٧
V	High level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V	2.7	3.4		V
Vон	High level output voltage	V <sub>IL</sub> = 0.8, I <sub>OL</sub> = 20 mA	2.7	3.4		· ·	
	Low level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V			0.5	v
VOL	Low level output voltage	V <sub>IL</sub> = 0.8,	I <sub>OL</sub> = 20 mA			0.5	
Ιį	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1	mA
		V <sub>CC</sub> = MAX,	D input			50	
ЧΗ	High level input current	V <sub>I</sub> = 2.7 V	Clock or Preset			100	μΑ
			Clear				
		V <sub>CC</sub> = MAX,	D input	-		-2	mA
l <sub>IL</sub>	Low level input current	V <sub>I</sub> = 0.5 V	Clock or Preset			-4	
			Clear			-6	
los	Short circuit output current‡	V <sub>CC</sub> = MAX		-40		100	mA
Icc	Supply Current	V <sub>CC</sub> = MAX,	See Note 1		30		mA

<sup>\*</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

\*\*All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

‡Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

### SWITCHING CHARACTERISTICS, $V_{CC} = 6 \text{ V}$ , $T_A = 26^{\circ}\text{C}$ , N = 10

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency			90		MHz
<sup>t</sup> PLH	Propagation delay time, low-to-high level output, from clear or preset			5		ns
tPHL	Propagation delay time, high-to-low level output, from clear or preset	CL = 15 pF, RL = 280 Ω		8		ns
<sup>t</sup> PLH	Propagation delay time, low-to-high level output, from clock	NOTE 1		7		ns
<sup>t</sup> PHL	Propagation delay time, high-to-low level output, from clock	Note		7		ns

NOTE 1: Load circuit and test waveforms are shown on page 2-293