


# Silicon Gate MOS 8080 A-2

## SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

- TTL Drive Capability
- 1.5 μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	0°C to +70° C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to V <sub>BB</sub>	0.3V to +20V
V <sub>CC</sub> , V <sub>DD</sub> and V <sub>SS</sub> With Respect to V <sub>BB</sub>	-0.3V to +20V
Power Dissipation	1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V <sub>ILC</sub>	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
V <sub>IHC</sub>	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	٧	
VIL	Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	٧	
V <sub>IH</sub>	Input High Voltage	3.3		V <sub>CC</sub> +1	٧	4
VOL	Output Low Voltage			0.45	٧	$I_{OL} = 1.9 \text{mA on all outputs,}$
V <sub>OH</sub>	Output High Voltage	3.7			٧	I <sub>OH</sub> = 150μA.
I <sub>DD</sub> (AV)	Avg. Power Supply Current (V <sub>DD</sub> )		40	70	mA	
ICC (AV)	Avg. Power Supply Current (V <sub>CC</sub> )		60	80	mA	Operation   T <sub>CY</sub> = .38μsec
IBB (AV)	Avg. Power Supply Current (V <sub>BB</sub> )		.01	1	mA	]
I <sub>IL</sub>	Input Leakage			±10	μΑ	$V_{SS} \leq V_{IN} \leq V_{CC}$
ICL	Clock Leakage			±10	μΑ	V <sub>SS</sub> ≤ V <sub>CLOCK</sub> ≤ V <sub>DD</sub>
I <sub>DL</sub> [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \leqslant V_{IN} \leqslant V_{SS} + 0.8V$ $V_{SS} + 0.8V \leqslant V_{IN} \leqslant V_{CC}$
I <sub>FL</sub>	Address and Data Bus Leakage During HOLD			+10	μА	V <sub>ADDR/DATA</sub> = V <sub>CC</sub> V <sub>ADDR/DATA</sub> = V <sub>SS</sub> + 0.45V


### CAPACITANCE

$$T_A = 25^{\circ}C$$
  $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$ 


Symbol	Parameter	Тур.	Max.	Unit	Test Condition
$C_\phi$	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
C <sub>IN</sub>	Input Capacitance	6	10	pf	Unmeasured Pins
C <sub>OUT</sub>	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>

### NOTES:

- 1. The RESET signal must be active for a minimum of 3 clock cycles.
- 2. When DBIN is high and  $\rm V_{IN}>V_{IH}$  an internal active pull up will be switched onto the Data Bus.
- 3.  $\Delta I$  supply  $/\Delta T_A = -0.45\%/^{\circ}C$ .



## DATA BUS CHARACTERISTIC DURING DBIN



## **SILICON GATE MOS 8080A-2**


### A.C. CHARACTERISTICS

 $T_A$  = 0°C to 70°C,  $V_{DD}$  = +12V ± 5%,  $V_{CC}$  = +5V ± 5%,  $V_{BB}$  = -5V ± 5%,  $V_{SS}$  = 0V, Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>CY</sub> [3]	Clock Period	.38	2.0	μsec	
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Time	0	50	nsec	
t <sub>ø1</sub>	$\phi_1$ Pulse Width	60		nsec	
t <sub>ø2</sub>	$\phi_2$ Pulse Width	175		n sec	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0		n sec	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	70		n sec	
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	70		n sec	
t <sub>DA</sub> [2]	Address Output Delay From $\phi_2$		175	nsec	C - 100-f
t <sub>DD</sub> [2]	Data Output Delay From $\phi_2$		200	n sec	C <sub>L</sub> = 100pf
<sup>t</sup> DC [2]	Signal Output Delay From $\phi_1$ , or $\phi_2$ (SYNC, $\overline{WR}$ , WAIT, HLDA)		120	nsec	7
t <sub>DF</sub> [2]	DBIN Delay From $\phi_2$	25	140	n sec	- C <sub>L</sub> = 50pf
t <sub>D1</sub> [1]	Delay for Input Bus to Enter Input Mode		t <sub>DF</sub>	n sec	
t <sub>DS1</sub>	Data Setup Time During $\phi_1$ and DBIN	20		nsec	

## TIMING WAVEFORMS [14]


(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



### A.C. CHARACTERISTICS (Continued)


 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = +12 V \pm 5\%$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{BB} = -5 V \pm 5\%$ ,  $V_{SS} = 0 V$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\phi_2$ During DBIN	130		n sec	
t <sub>DH</sub> [1]	Data Hold Time From $\phi_2$ During DBIN	[1]		n sec	
t <sub>IE</sub> [2]	INTE Output Delay From $\phi_2$		200	n sec	C <sub>L</sub> = 50pf
t <sub>RS</sub>	READY Setup Time During $\phi_2$	90		nsec	
t <sub>HS</sub>	HOLD Setup Time to $\phi_2$	120		nsec	
t <sub>IS</sub>	INT Setup Time During $\phi_2$ (During $\phi_1$ in Halt Mode)	100		n sec	]
t <sub>H</sub>	Hold Time From $\phi_2$ (READY, INT, HOLD)	0		n sec	
t <sub>FD</sub>	Delay to Float During Hold (Address and Data Bus)		120	n sec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	[5]		n sec	17
t <sub>DW</sub> [2]	Output Data Stable Prior to WR	[6]		n sec	
t <sub>WD</sub> [2]	Output Data Stable From WR	[7]		n sec	
t <sub>WA</sub> [2]	Address Stable From WR	[7]		n sec	$C_L = 100pf$ : Address, Data $C_L = 50pf$ : WR, HLDA, DBIN
t <sub>HF</sub> [2]	HLDA to Float Delay	[8]		n sec	OL-30pi. Wit, HEDA, DBIN
t <sub>WF</sub> [2]	WR to Float Delay	[9]		n sec	]
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20		n sec	1]




#### NOTES:

- Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. t<sub>DH</sub> = 50 ns or t<sub>DF</sub>, whichever is less.
- 2. Load Circuit.



3.  $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} \ge 380$ ns.

### TYPICAL $\Delta$ OUTPUT DELAY VS. $\Delta$ CAPACITANCE



- 4. The following are relevant when interfacing the 8080A to devices having  $V_{IH} = 3.3V$ :
  - a) Maximum output rise time from .8V to 3.3V = 100ns @  $C_L$  = SPEC.
  - b) Output delay when measured to 3.0V = SPEC +60ns @ CL = SPEC.
- c) If  $C_L \neq SPEC$ , add .6ns/pF if  $C_L > C_{SPEC}$ , subtract .3ns/pF (from modified delay) if  $C_L < C_{SPEC}$ .
- 5.  $t_{AW} = 2 t_{CY} t_{D3} t_{r\phi2} 130$ nsec.
- 6.  $t_{DW} = t_{CY} t_{D3} t_{r\phi2} 170$ nsec.
- 7. If not HLDA,  $t_{WD} = t_{WA} = t_{D3} + t_{r\phi2} + 10$ ns. If HLDA,  $t_{WD} = t_{WA} = t_{WE}$ .
- 8.  $t_{HF} = t_{D3} + t_{r\phi2} 50 \text{ns}$ .
- 9.  $tWF = tD3 + t_{r\phi2} 10ns$
- 10. Data in must be stable for this period during DBIN 'T3. Both tDS1 and tDS2 must be satisfied.
- 11. Ready signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub>. (Must be externally synchronized.)
- Hold signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub> when entering hold mode, and during T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> and T<sub>WH</sub> when in hold mode. (External synchronization is not required.)
- Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.