

# 2048 BIT BIPOLAR ROM (256x8 ROM) 4096 BIT BIPOLAR ROM (512x8 ROM)

# 8204 8205

# DESCRIPTION

The 8205 and 8204 are high performance bipolar ROM's incorporating the storage output or memory data register into the chip. Data is addressed by applying address information to the address lines. After valid data appears at the output of the memory array, (typically 35ns after the address is applied) and if the circuit is enabled, the strobe pulse will enter data into the 8 bit output latch register. A D-type latch (L) is used to enable the tri-state output drivers. If the circuit enable signals are valid, the strobe will set the latch. This turns on the output stage. The latch will remain set and keep the output enabled until the chip is disabled and the next strobe pulse occurs. If the strobe line is held high, the ROM will function in a conventional mode. The output will be controlled solely by the chip enable and the output latches will be bypassed.

# **BLOCK DIAGRAM**

# DIGITAL 8000 SERIES TTL/MEMORY

See page 4-34 for ASCII (ADDRESS) to EBCDIC (DATA) and EBCDIC (ADDRESS) to ASCII (DATA) and 4-35/ for 4-53 for ORDERING BLANKS.

APPLICATIONS

- MICROPROGRAMMING
- HARDWIRE ALGORITHMS
- CHARACTER GENERATION
- CONTROL STORE

FEATURES BUFFERED ADDRESS LINES ON THE CHIP DECODING ON THE CHIP STORAGE LATCHES TRI-STATE OUTPUT PROTECTED INPUTS



#### ELECTRICAL CHARACTERISTICS ( $0^{\circ}C \le T_A \le 75^{\circ}C$ ; 4.75V $\le V_{CC} \le 5.25V$ )

CHARACTERISTICS	LIMITS					T
	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	NOTES
Input "0" Current			-100	μA	V <sub>in</sub> = 0.5V	
Input "1" Current			25	μA	Vin = 5.25V	
Input (0) Threshold Voltage			.85			
Input (1) Threshold Voltage	2			l v		
Input Clamp Voltage	-1.0			l v	lin = -5.0mA	
Output (0) Current		0.2	0.5	l v	lout = 9.6 mA	
Output (1) Current	2.7	3.3			$l_{out} = -2.0 \text{mA}$	
Output (1) Short Circuit Current	~20	-35	-70	mA	$V_{out} = 0V, V_{CC} = 5.0V$	2
Input Capacitance		5		pF	$V_{1H} = 2.0V, V_{CC} = 5.0V$	
Output Capacitance		8		ρF	$V_{out} = 2.0V; V_{CC} = 5.0V$	5
Power Supply Current		135	170	mA	Vcc = 5.0V	
Output (1) off Leakage Current						1
(Chip Disabled)			100	μΑ	V <sub>in</sub> = 2.7V	
Output (0) off Leakage Current			400			
(Chip Disabled)			-100	μΑ	V <sub>in</sub> = 0.5V	1

# $T_{\Delta} = 25^{\circ}C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS					NOTES
	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	NOTES
Address Access Time TA		35	60	ns	Read Mode I or Read Mode II	6
Address Hold Time TADS	0	-10		ns	Read Mode 2 Only	6
Chip Enable Access Time TCE		20	45	ns	Read Mode I or Read Mode II	6
Chip Enable Hold Time TCDS	12	5		ns	Read Mode II Only	6
Output Disable Time TO		20	45	ns	Read Mode I or Read Mode II	6
Strobe Pulse Width TSW	33	20		ns	Read Mode II Only	6
Strobe Set-Up Time TS		30	60	ns	Read Mode II Only	6
Output Disable Time TR		18	32	ns	Read Mode I Only	6

#### NOTES:

- 1. Positive current is defined as into the terminal referenced. 2. No more than one output should be grounded at the seme
- time and strobe should be disabled. Strobe is in "1" state. 3. Manufacturer reserves the right to make design and process changes and improvements.

 Applied voltages must not exceed 5.5V. Input currents must not exceed ±30 mA. Output currents must not exceed ±100 mA. Storage temperature must be between -60°C to +150°C.

 Rise and fail times for tests must be less than 5ns. Input amplitudes are 2.8V and all measurements are made at 1.5V.

### MEMORY TIMING





In Read Mode II, the address is applied to the memory element  $T_{\rm A}$  ns before output dotails desired. Applying the chip enable does not directly enable the outputs. When the strobe is applied  $T_{\rm S}$  nanoseconds before the output, data from the memory array is copied into the output latches and the chip enable signal is copied into the delay latch L. The latch L in turn enables the output. After the strobe reaches the strobe level, both the chip enable and address lines may be altered but the output data stored in the latches will remain unchanged and the output of the circuit will remain enabled. The output will stay enabled until another strobe copies a Not chipenable signal into the latch L. The strobe.

pedance state after it has been enabled.

<sup>5.</sup> Chip disabled.