2-INPUT 4-BIT DIGITAL | MULTIPLEXER

8233 8234 8235

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

These devices are 2-input, 4-Bit Digital Multiplexers designed for general purpose data-selection applications.

The 8233 features *non-inverting* data paths; and, the 8234 features *inverting* data paths.


The 8235 is designed for input to adders, registers and general paralleled data handling due to its capability to perform CONDITIONAL COMPLEMENTING (TRUE/COMPLEMENT). When the two inputs for each bit position (Ai, Bi) are connected together, the foutput will provide either the *True* or *Complement* of the input data. This

capability is especially useful for transferring data into parallel adders where both true data for adding or multiplying and also complemented data for subtracting or dividing are needed.

The 8234 and 8235 designs have open collector outputs which permit direct wiring to other open collector outputs (collector logic) to yield "free" four-bit words. As many as one hundred four-bit words can be multiplexed by using fifty 8234/8235s in the WIRED-AND mode.

The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

LOGIC DIAGRAM AND TRUTH TABLES



SIGNETICS DIGITAL 8000 SERIES TTL/MSI - 8233/34/35

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMATE				TEST CONDITIONS				OUTPUTS	
	LIMITS			INPUTS				NOTES		
	MIN.	TYP.	MAX.	UNITS	An	B _n	s _o	S ₁		
"1" Output Voltage (8233)	2.6	3.5		V	2.0V	2.0V	0.8V	0.8V	-800µA	6
"0" Output Voltage (8233)			0.4	v	0.8V	2.0V	2.0V	0.8V	16mA	7
"0" Output Voltage (8234)			0.4	v	٥٧	2.0V	0.8V	0.8V	16mA	7
"0" Output Voltage (8235)		i	0.4	·V	2.0V	2.0V	2.0V	0.8V	16mA	7
"1" Output Leakage Current										
(8234)			100	μΑ	2.0V	2.0V	2.0V	2.0V	5.0V	13
"1" Output Leakage Current							1			
(8235)	÷		100	μА	2.0V	2.0V	2.0V	2.0V	5.0V	13
"0" Input Current							į			J
A _n	-0.1		-1.6	mA	0.4V	4.5V		0V		
B _n	-0.1		-1.6	mA	4.5V	0.4V	0∨	0V		
s ₀	-0.1		-1.6	mA			0.4∨		,	
s ₁	-0.1		-1.6	mA				0.4V		
"1" Input Current										
A _n			40	μΑ	4.5V	ov				
B _n			40	μΑ	ov	4.5V				
s ₀			40	μΑ			4.5V			
s ₁			40	μΑ				4.5V		
Input Latch Voltage										
A _n	5.5			v	10mA	ov				11
В _п	5.5			v	0V	10mA		÷		11
s ₀	5.5			V			10mA			11
s ₁	5.5			V				10mA		11
Output Short Circuit Current										
(8233)	-20		-70	mA	5V	5V	ov	ov	0∨	
Input Clamp Voltage										
An			-1.5	v	-12mA					
B _n			-1.5	v		-12mA				
s ₀			-1.5	v			-12mA			
s ₁			-1.5	v				-12mA		

 $T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$


CHARACTERISTICS		LIMITS				TEST CO				
						INPUTS				NOTES
	MIN.	TYP.	MAX.	UNITS	A _n	B _n	s _o	S ₁		
Power/Current										
Consumption:		~Y4"								
8233		200/38	252/48	mW/mA		- o v		0V		15
8234		160/31	210/40	mW/mA		ov		0V		15
8235		230/44	310/59	mW/mA		4.5∨		4.5V		15
8233 Turn-On Times										
A _n , B _n to f _n		16	25	ns						8,14
S ₀ to f _n		27	38	ns			_			8,14
S ₁ to f _n		27	38	ns						8,14
8233 Turn-Off Times										
A _n , B _n to f _n		16	25	ns						8,14
S ₀ to f _n		27	38	ns						8,14
S ₁ to f _n		27	38	ns						8,14
8234 Turn-On Times			}							
A _n , B _n to f _n		16	25	ns						8,14
S ₀ to f _n		27	38	ns						8,14
S ₁ to f _n		27	38	ns		· 			!	8,14
8234 Turn-Off Times										
A _n , B _n to f _n		16	25	ns						8,14
S ₀ to f _n		27	38	ns						8,14
S ₁ to f _n	İ	27	38	ns						8,14
8235 Turn-On Times]		- 12						
A _n to f _n		16	25	ns						8,14
B _n to f _n	*	24	35	ns						8,14
S_0 to f_n		27	38	ns	-					8,14
S ₁ to f _n		27	38	ns						8,14
8235 Turn-Off Times	İ									
A _n to f _n		16	25	ns						8,14
B_n to f_n		24	35	ns						8,14
S ₀ to f _n		27	38	ns						8,14
S ₁ to f _n		27	38	ns				1		8,14

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- 3. Positive current is defined as into the terminal referenced.
- 4. Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- 6. Output source current is supplied through a resistor to ground.

- 7. Output sink current is supplied through a resistor to V_{CC} .
- 8. One DC fan-out is defined as 0.8mA.
- 9. One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up within the specified operating supply voltage range.
- 12. Measurements apply to each gate element independently.
- Connect an external 1k ±1% resistor from V_{CC} to the output for this test.
- 14. Reference AC Test Circuit, Waveforms and Test Tables.
- 15. $V_{CC} = 5.25V$.

SCHEMATIC DIAGRAMS




SCHEMATIC DIAGRAMS (Cont'd)



PROPAGATION DELAY TEST TABLE

PRODUCT	PATH	PARAMETER	S ₁	S ₂	s_3	S ₄
ALL	A ₀ to f ₀	t _{on} t _{off}	а	b	b	С
8233 8234	B ₀ to f ₀	t _{on} toff	С	а	С	b
8233 8234	S ₀ to f ₀	t _{on} t _{off}	ь	b	а	b
8233 8234	S ₀ to f ₀	t _{on} t _{off}	b	С	а	С
8235	B ₀ to f ₀	ton toff	С	а	С	b
8235	B ₀ to f ₀	t _{on} t _{off}	b	С	а	b
8235	S ₁ to f ₀	t _{on} t _{off}	b	b	С	а
8233 8234	S ₁ to f ₀	t _{on} t _{off}	b	С	b	а



OUTPUT ____