

## REFER TO PAGE 15 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS


# DIGITAL 8000 SERIES TTL/MSI

# **DESCRIPTION**

The 8268 is a single-bit full adder with gated true and complementary inputs, complementary sum ( $\Sigma$  and  $\overline{\Sigma}$ ) outputs and an inverted carry output. By taking advantage of the unique true or inverted inputs and true or inverted outputs, parallel addition speed is greatly enhanced (by eliminating unnecessary inversions).

The device is designed for medium speed parallel and serial adder systems.

### LOGIC DIAGRAM



# TRUTH TABLE (See Notes 1, 2 and 3)

CIN	Y	Х	COUT	Σ	$\overline{\Sigma}$
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	0	1	- 0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	1

NOTES: 1.  $X = \overline{X} \cdot X_c$ ;  $Y = \overline{Y} \cdot Y_c$ where  $\overline{X} = \overline{X_1 \cdot Y_2}$ ;  $\overline{Y} = \overline{Y_1 \cdot Y_2}$ 

- When X or Y are used as inputs, X<sub>1</sub> and X<sub>2</sub> or Y<sub>1</sub> and Y<sub>2</sub> respectively must be tied to GND.
- When X<sub>1</sub> and X<sub>2</sub> or Y<sub>1</sub> and Y<sub>2</sub> are used as inputs, X or Y
  respectively must be left open or used to perform the WIREDAND function.

# **ELECTRICAL CHARACTERISTICS** (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS										
	MIN.	TYP.	MAX.	UNITS	x <sub>1</sub>	× <sub>2</sub>	x	×c	Y1 '	Y <sub>2</sub>	Y	Y <sub>c</sub>	c <sub>IN</sub>	OUTPUTS	NOTES
"1" Output Voltage "0" Output Voltage "0" Input Current	2.6	3.5	0.4	>>	0.8V 0.8V		2.0V 2.0V	2.0V 2.0V	0.8V V8.0	0.8V 0.8V	0.8V 2.0V	2.0V 2.0V		-500μA 16mA	6 7
× <sub>1</sub>	-0.1		-1.6	mA	0.4V								i :		
$\frac{X_2}{X}$	-0.1		-1.6	mA	4.5V	0.4V			- X				l '		
×	-0.1		-2.6	mA	0.0V	0.00	0.4V	4.5V							
X <sub>c</sub> Y1 Y2	-0.1		-1.6	mA	0.0V	0.0		0.4V			1		1		
Yı	-0.1		-1.6	mA					0.4V	4.5V	İ				
Y	-0.1		-1.6	mA		l			4.5V	0.4V	1	l	i		
$\overline{\mathbf{Y}}^{\mathbf{Z}}$	-0.1		-2.6	lmA l		ŀ			0.0V	0.0	0.4	4.5V		=	į
Yo	-0.1		-1.6	mA		ŀ			0.0	0.0	- 1 -	0.4V			
Y <sub>c</sub> C <sub>IN</sub>	-0.1		-8.0	lmA l		1							0.4V		
"1" Input Current						{	11				l			8	
X <sub>1</sub>	ì		40	μA	4.5V				- 1				l	0.0	
	1	i	40	μА	0.0V	İ							Ì	-	
X <sub>2</sub> X <sub>c</sub> Y <sub>1</sub> Y <sub>2</sub> Y <sub>c</sub> C <sub>IN</sub>	1		40	μA			0.00	4.5V			j :				
Ŷ			40	μΑ			0.0		4 5V	4.5V					
Y <sub>0</sub>		1	40	μA					0.00	0.4					
$\dot{\mathcal{I}}^2$		1	40	μΑ					0.01	0.41	0.00	4.5V			
Ċ		]	160	μA	0.0V	0.0			0.00	0.00	0.00	4.5	4.5V	4.3.4	
Input Voltage Rating		l	100	~~	0.0 0	0.0 0	4		0.00	0.00			4.54		12
X <sub>1</sub>	5.5	i		l v l	10mA	ارمدا									•-
$\mathfrak{I}^1$	5.5	1		l v l		10mA									
$\mathbb{C}^2$	5.5	l		l v l	J.U V	אוויטיון	ارمدا	10mA							
Ç¢	5.5	- 33		l v			0.00	ואוויטיון	10mA	0.00				l i	
<u>, 1</u>				l v											
, <u>, , , , , , , , , , , , , , , , , , </u>	5.5					1			0.00	10mA	0.01				
X2 Xc Y1 Y2 Yc C <sub>IN</sub>	5.5		1	V		i					0.00	<b>10</b> mA			
CIN	5.5		0	V		l							10mA		

 $T_A = 25^{\circ} C$  and  $V_{CC} = 5.0 V$ 


CHARACTERISTICS	LIMITS			TEST CONDITIONS											
	MIN.	TYP.	MAX.	UNITS	<b>x</b> <sub>1</sub>	X <sub>2</sub>	x	x <sub>c</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y	Yc	CIN	OUTPUTS	NOTES
Power/Current		152/	185/	mW/			-				-				14
Consumption		29	35	mA					1						
Output Short				1											
Circuit Current (Σ)	-18		-57	mA	0.00	0.00			0.0	0.0∨	0.00		2.0V	0.0∨	11, 14
Output Short													-		
Circuit Current $(\overline{\Sigma})$	-18	1	-57	mA	0.00	0.00			0.0	0.0∨			0.0V	0.0∨	11, 14
Output Short		ĺ													
Circuit Current (Cout)	-18	ľ	-70	mA	0.00	0.00			0.0∨	0. <b>0</b> V			0.0V	0.0∨	11, 14
t <sub>nd</sub> 1 C <sub>in</sub> to C <sub>out</sub>	ŀ	8	13	ns										!	8
tod 0 Cin to Cour	1	8	13	ns									21		8
t <sub>pd</sub> 1 Y <sub>c</sub> to C <sub>out</sub>		20	25	ns											8
t <sub>pd</sub> 1 Y <sub>c</sub> to $\overline{C}_{out}$ t <sub>pd</sub> 0 Y <sub>c</sub> to $\overline{C}_{out}$		20	25	ns											8
$t_{pd}^{d} 1 X_{c}^{c}$ to $\Sigma$		35	45	ns									ŀ		8
$t_{pd} 0 X_c to \Sigma$		35	45	ns				ļ					l		8
$t_{pd} 1 Y_c to \overline{\Sigma}$	1	25	35	ns											8
$t_{nd} O Y_n to \Sigma$		25	35	ns	1 -			1	l						8
$t_{pd}^T X_1, X_2$ to $\overline{X}$		30	40	ns											8,9
$t_{pd} 0 X_1, X_2, to \overline{X}$		15	20	ns											8, 9
t <sub>pd</sub> X <sub>1</sub> , X <sub>2</sub> to $\overline{X}$ t <sub>pd</sub> 0 X <sub>1</sub> , X <sub>2</sub> , to $\overline{X}$ t <sub>pd</sub> 1 Y <sub>1</sub> , Y <sub>2</sub> , to $\overline{Y}$ t <sub>pd</sub> 0 Y <sub>1</sub> , Y <sub>2</sub> , to $\overline{Y}$		30	40	ns											8, 9
$t_{nd} 0 Y_1, Y_2, to \overline{Y}$		15	20	ns											8, 9

### NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
  - "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- 7. Output sink current is supplied through a resistor to  $V_{\hbox{\footnotesize{CC}}}$

- 8. Refer to AC Test Figure.
- This test is a measure of the required worst-case data set-up time.
- Manufacturer reserves the right to make design and process changes and improvements.
- 11. Not more than one output should be shorted at a time.
- 12. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- 13. The total time required to perform the ADD function may be determined by summing the delays from  $X_1$ ,  $X_2$  to  $\overline{X}$  or Y,  $Y_2$ to  $\overline{Y}$  with the delay from  $X_C$  or  $Y_C$  to  $\Sigma$  or  $\overline{\Sigma}$ .
- 14. V<sub>CC</sub>= 5.25 volts.

# AC TEST FIGURE AND WAVE FORMS




- 1. Perform test in accordance with test table.
- 2. Each output is tested separately.
- 3. Voltage values are with respect to network GND terminal.
- 4. The generator has the following characteristics:  $V_{gen}$  = 2.6V, tr = tf  $\leq$  15ns. PW = 0.5ns, PRR = 1MHz.
- 5. Inputs and outputs not otherwise specified are open.
- 6. Capacitance shown include probe and jig capacitance.
- 7. All resistances are in ohms.

TEST TABLE (See Note 5)


TEST NO.	OUTPUTS UNDER TEST	APPLY INPUT A TO	APPLY INPUT B TO	APPLY +2.6V TO	APPLY GND TO	APPLY OUTPUT LOADING TO
1	Cout	None	C <sub>in</sub>	None	Y <sub>1</sub>	<b>C</b> out
2	Cout	None	C <sub>in</sub>	None	Y <sub>1</sub>	Cout
3	Cout	Y <sub>c</sub>	None	C <sub>in</sub>	X <sub>1</sub> , Y <sub>1</sub>	Cout
4	Cout	Yc	None	Cin	X <sub>1</sub> , Y <sub>1</sub>	₹out
5	Σ	x <sub>c</sub>	None	C <sub>in</sub>	X <sub>1</sub> , Y <sub>1</sub>	Σ Σ C <sub>out</sub>
6	Σ	× <sub>c</sub>	None	C <sub>in</sub>	X <sub>1</sub> , Y <sub>1</sub>	$\frac{\Sigma}{\overline{\Sigma}}$
7	$\overline{\Sigma}$	Yc	None	Cin	Y1	$\overline{\Sigma}$
8	$\overline{\Sigma}$	Yc	None	Cin	Y <sub>1</sub>	$\overline{\Sigma}$
9	Σ Σ Χ	None	x <sub>1</sub>	x <sub>2</sub>	None	X (CL = 15 pF)
10	X	None	x <sub>1</sub>	x <sub>2</sub>	None	X (CL = 15 pF)
11	₹	None	Y <sub>1</sub>	Y <sub>2</sub>	None	Ÿ (CL = 15 pF)
12	₹	None	Y <sub>1</sub>	Y2	None	▼ (CL = 15 pF)

# **SCHEMATIC DIAGRAM**




# **TYPICAL APPLICATIONS**

# 4-BIT SERIAL ADD/SUBTRACTOR



### **N-BIT PARALLEL ADDER**



### NOTES:

To expand storage register for serial/parallel operation, connect  $D_0$  to  $D_s$  of next stage and common the mode control lines and the clock line of the first stage to their respective second stage equivalents.

### ·NOTE

To expand output register for parallel outputs common clock, shift and load lines with their respective counterparts. For serial data output, also connect  $D_0$  of first register to  $D_s$  of next register.