82S126-F.N • 82S129-F.N

DESCRIPTION

The 82S126 and 82S129 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S126 and 82S129 devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S126 and 82S129 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S126/129, F or N, and for the military temperature range (-55°C to +125°C) specify S82S126/129, F only.


FEATURES

- Address access time: N82S126/129: 50ns max S82S126/129: 70ns max
- Power dissipation: 0.5mW/bit typInput loading:
- N82S126/129: -100μA max
 - S82S126/129: −150µA max
- On-chip address decoding
- Output options:
 82S126: Open collector
 82S129: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllersMicroprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	+7	Vdc	
VIN	Input voltage	+5.5	Vdc	
	Output voltage		Vdc	
Voh	High (82S126)	+5.5	- 1	
Vo	Off-state (82S129)	+5.5		
	Temperature range		°C	
TA	Operating			
	N82S126/129	0 to +75		
	S82S126/129	-55 to +125		
TSTG	Storage	-65 to +150		

82S126-F,N • 82S129-F,N

DC ELECTRICAL CHARACTERISTICS N82S126/129: 0° C \leq TA \leq +75 $^{\circ}$ C, 4.75V \leq VCC \leq 5.25V

S82S126/129: -55° C \leq T_A \leq + 125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

PARAMETER		TEST CONDITIONS	N82S126/129			\$82\$126/129			UNIT
		TEST SONDITIONS	Min Typ ² Max		Max	Min Typ ²		Max	
VIL VIH VIC	Input voltage Low High Clamp	I _{IN} = -18mA	2.0	-0.8	.85 -1.2	2.0	-0.8	.80 -1.2	٧
Vol Voh	Output voltage Low High (82S129)	$\overline{CE}_1 = \overline{CE}_2 = Low, l_{OUT} = -2.0mA,$ High stored	2.4		0.45	2.4		0.5	V
lıL lın	Input current Low High	V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	μΑ
IOLK IO(OFF)	Output current Leakage (82S126) Hi-Z state (82S129) Short circuit (82S129)	\overline{CE}_1 or \overline{CE}_2 = High, V_{OUT} = 5.5V \overline{CE}_1 or \overline{CE}_2 = High, V_{OUT} = 5.5V \overline{CE}_1 or \overline{CE}_2 = High, V_{OUT} = 0.5V V_{OUT} = 0V	-20		40 40 -40 -70	-15		60 60 -60 -85	μΑ μΑ mA
Icc	V _{CC} supply current			105	120		105	125	m/
C _{IN} Cout	Capacitance Input Output	V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		5 8	e e		5 8		pF


AC ELECTRICAL CHARACTERISTICS $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30pF$

N82S126/129: 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V


S82S126/129: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

PARAMETER	то	FROM	N82S126/129			S82S126/129			UNIT
TANAMETEN			Min	Typ ²	Max	Min	Typ ²	Max	Civil
Access time									ns
TAA	Output	Address		35	50		35	70	
T _{CE}	Output	Chip enable		15	25		15	35	
Disable time									ns
T _{CD}	Output	Chip disable		15	25		15	35	

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



NOTES

1. Positive current is defined as into the terminal referenced.

^{2.} Typical values are at $V_{CC} = 5.0V$, $T_A = +25$ °C.

82S126-F,N • 82S129-F,N

PROGRAMMING SYSTEM SPECIFICATIONS (Testing of these limits may cause programming of device.) TA = +25°C

	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
	PARAMETER	TEST CONDITIONS	Min Typ		Max	ONT
VCCP	Power supply voltage To program ¹	I _{CCP} = 375 ± 75mA, Transient or steady state	8.5	8.75	9.0	V
V _{CCL}	Verify limit Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	V
Vs	Verify threshold ²		1.4	1.5	1.6	V
ICCP	Programming supply current	$V_{CCP} = +8.75 \pm .25V$	300		450	mA
V _{IH} V _{IL}	Input voltage High Low		2.4	0.4	5.5 0.8	٧
IIH IIL	Input current High Low	V _{IH} = +5.5V V _{IL} = +0.4V		-	50 -500	μΑ
Vout	Output programming voltage ³	I _{OUT} = 200 ± 20mA, Transient or steady state	16.0	17.0	18.0	٧
lout	Output programming current	$V_{OUT} = +17 \pm 1V$	180	200	220	mA
TR	Output pulse rise time		10		50	μs
tp	CE programming pulse width		0.3	0.4	0.5	ms
to	Pulse sequence delay		10			μs
TPR	Programming time	$V_{CC} = V_{CCP}$			12	sec
TPSI	Initial programming pause	$V_{CC} = 0V$	6			sec
T _{PR} +T _{PS}	Programming duty cycle ⁴				50	%
FL	Fusing attempts per link				2	cycle

NOTES

- 1. Bypass Vcc to GND with a 0.01μF capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Care should be taken to insure the 17± 1V output voltage is maintained during the entire fusing cycle.
 The recommended supply is a constant current source clamped at the specified voltage limit.
- 4. Programming duty cycle is 50% after continuous programming at 100% duty cycle.
- This is an updated method of programming and does not obsolete any programming systems presently being used.

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC} . Apply \overline{CE}_1 = High, \overline{CE}_2 = Low.
- 2. Select the Address to be programmed, and raise V_{CC} to $V_{CCP} = 8.75 \pm .25V$.
- 3. After $10\mu s$ delay, apply $V_{OUT} = +17 \pm 1V$ to the output to be programmed. Program one output at the time.
- After 10μs delay, pulse the CE₁ input to logic low for 0.3 to 0.5ms.
- 5. After 10μ s delay, remove +17V from the programmed output.
- To verify programming, after 10μs delay, lower V_{CC} to V_{CCH}=+5.5±.2V, and apply a logic low level to the CE input. The programmed output should remain in the high state. Again, lower V_{CC} to V_{CCL} =
- +4.5 ± .2V, and verify that the programmed output remains in the high state.
- Raise V_{CC} to V_{CCP} = 8.75 ± .25V, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After 10μ s delay, repeat steps 2 through 7 to program all other address locations.

82S126-F,N • 82S129-F,N

TYPICAL PROGRAMMING SEQUENCE

