DESCRIPTION

The 82S184 and 82S185 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S184 and 82S185 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S184 and 82S185 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C specify N82S184/185, I, and for the military temperature range (-55°C to +125°C) specify S82S184/185, I.

FEATURES

- Low power dissipation: 50μW/bit typ
- Address access time:

N82S184/185: 100ns max S82S184/185: 150ns max


• Input loading:

N82S184/185: -100µA max S82S184/185: -150µA max


- On-chip address decoding
- Output options:

82S184: Open collector 82S185: Tri-state

- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|------|--------------------|-------------|------|
| Vcc | Supply voltage | +7 | Vdc |
| VIN | Input voltage | +5.5 | Vdc |
| | Output voltage | | Vdc |
| Vон | High (82S184) | +5.5 | |
| Vo | Off-state (82S185) | +5.5 | |
| _ | Temperature range | | °c |
| TA | Operating | | |
| | N82S184/185 | 0 to +75 | |
| | S82S184/185 | -55 to +125 | |
| TstG | Storage | -65 to +150 | |

DC ELECTRICAL CHARACTERISTICS N82S184/185: 0° C \leq TA \leq +75 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V

S82S184/185: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

| PARAMETER | | TEST CONDITIONS | | N82S184/185 | | | S82S184/185 | | |
|---|---|---|-----|--------------------------|------------------------|----------------------|-------------|------------------------|----------------|
| | | | | Min Typ ² Max | | Min Typ ² | | Max | UNIT |
| V _{IL} V _{IH} V _{IC} | Input voltage Low High Clamp | I _{IN} = -18mA | 2.0 | -0.8 | .85 -1.2 | 2.0 | -0.8 | .80 -1.2 | ٧ |
| V _{OL} Voh | Output voltage Low High (82S185) | I _{OUT} = 16mA \overline{CE} = Low, I _{OUT} = -2mA, High stored | 2.4 | | 0.45 | 2.4 | | 0.5 | ٧ |
| lıı. Iıн | Input current Low High | V _{IN} = 0.45V V _{IN} = 5.5V | | | -100 40 | | | -150 50 | μА |
| IOLK IO (OFF) | Output current Leakage (82S184) Hi-Z state (82S185) Short circuit (82S185) | CE = High, V _{OUT} = 5.5V CE = High, V _{OUT} = 0.5V CE = High, V _{OUT} = 5.5V V _{OUT} = 0V | -20 | | 40 -40 40 -70 | -15 | | 60 -60 60 -85 | μΑ μΑ mA |
| lcc | V _{CC} supply current | | | 80 | 120 | | 80 | 130 | m/ |
| Cin Cout | Capacitance Input Output | V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V | | 5 8 | | | 5 8 | | pF |

AC ELECTRICAL CHARACTERISTICS $R_1 = 270\Omega, R_2 = 600\Omega, C_L = 30pF^3$

N82S184/185: 0° C \leq T_A \leq +75° C, 4.75V \leq V_{CC} \leq 5.25V


S82S184/185: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

| PARAMETER | то | FROM | N82S184/185 | | | S82S184/185 | | | UNIT |
|-----------------|--------|--------------|-------------|------------------|-----|-------------|------------------|-----|------|
| PARAMETER | 10 0 | | Min | Typ ² | Max | Min | Typ ² | Max | ONIT |
| Access time | | | | | | | | | ns |
| TAA | Output | Address | | 70 | 100 | | 70 | 125 | |
| T _{CE} | Output | Chip enable | | 30 | 40 | | 30 | 60 | |
| Disable time | | | | | | | | | ns |
| TCD | Output | Chip disable | | 30 | 40 | | 30 | 60 | |


NOTES

- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. Positive current is defined as into the terminal referenced.
- Duration of the short circuit should not exceed 1 second.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) T_A = +25°C

| PARAMETER | | TEST CONDITIONS | Min | Тур | Max | UNIT |
|------------------------------------|--|---|------------|------------|------------|---------|
| VCCP | Power supply voltage To program ¹ | I _{CCP} = 375 ± 75mA, Transient or steady state | 8.5 | 8.75 | 9.0 | V |
| Vcch Vccl | Verify limit Upper Lower | | 5.3 4.3 | 5.5 4.5 | 5.7 4.7 | V |
| V _S | Verify threshold ² Programming supply current | V _{CCP} = +8.75 ± .25V | 1.4 300 | 1.5 | 1.6 450 | V mA |
| V _{IH} V _{IL} | Input voltage High Low | | 2.4 0 | 0.4 | 5.5 0.8 | V |
| lih lit | Input current High Low | V _{IH} = +5.5V V _{IL} = +0.4V | | | 50 -500 | μΑ |
| Vout | Output programming voltage ³ | $I_{OUT} = 200 \pm 20$ mA, Transient or steady state | 16.0 | 17.0 | 18.0 | ٧ |
| lout | Output programming current | $V_{OUT} = +17 \pm 1V$ | 180 | 200 | 220 | mA |
| TR | Output pulse rise time | | 10 | | 50 | μs |
| tp | CE programming pulse width | | 0.3 | 0.4 | 0.5 | ms |
| t_D | Pulse sequence delay | | 10 | | | μs |
| TPR | Programming time | $V_{CC} = V_{CCP}$ | | | 12 | sec |
| TPSI | Initial programming pause | $V_{CC} = 0V$ | 6 | | | sec |
| TPR PR+TPS | Programming duty cycle4 | | | | 50 | % |
| FL | Fusing attempts per link | | | | 2 | cycle |

NOTES

- 1. Bypass Vcc to GND with a 0.01 µF capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle.
 Programming duty cycle is 50% after continuous programming at 100% duty cycle.
- This is an updated method of programming and does not obsolete any programming systems presently being used.

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC}. Apply \overline{CE} = High.
- 2. Select the Address to be programmed, and raise $V_{CCP} = 8.75 \pm .25V$.
- 3. After $10\mu s$ delay, apply $V_{OUT} = +17 \pm 1V$ to the output to be programmed. Program one output at the time.
- After 10μs delay, pulse the CE input to logic low for 0.3 to 0.5ms.
- 5. After 10µs delay, remove +17V from the programmed output.
- 6. To verify programming, after 10 µs delay, lower V_{CC} to V_{CCH} = +5.5 ± .2V, and apply a logic low level to the $\overline{\text{CE}}$ input. The programmed output should remain in the

high state. Again, low V_{CC} to V_{CCL} = +4.5 \pm .2V, and verify that the programmed output remains in the high state.

- Raise V_{CC} to V_{CCP} = 8.75 ± .25V, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After 10μ s delay, repeat steps 2 through 7 to program all other address locations.

TYPICAL PROGRAMMING SEQUENCE

