

2-INPUT, 4-BIT DIGITAL MULTIPLEXER B,I PACKAGES 82567

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S66/82S67 2-Input, 4-Bit Digital Multiplexer is a monolithic array utilizing Schottky TTL circuit structures. The 82S67 features a bare-collector output to allow expansion with other devices.

The multiplexer is intended for use at the inputs to adders, registers and in other parallel data handling applications.

The multiplexer is able to choose from two different input sources, each containing 4 bits: $A = (A_0, A_1, A_2, A_3)$, $B = (B_0, B_1, B_2, B_3)$. The selection is controlled by the input S₀, while the second control input, S₁, is held at zero.

For conditional complementing, the two inputs (An, Bn) are tied together to form the function TRUE/COMPLE-MENT, which is needed in conjunction with adder elements to perform ADDITION/SUBTRACTION. Further, the inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.

LOGIC DIAGRAM AND TRUTH TABLE

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- OPEN COLLECTOR OUTPUTS (82S67)
- INHIBIT STATE



CHARACTERISTICS	LIMITS				TEST CONDITIONS					
	MIN	ТҮР	MAX	UNITS	An	Bn	So	\$ ₁	OUTPUTS	NOTES
"1" Output Voltage (82S66)	2.7	3.5		v	0.8V	2.0V	0.8V	0.8V	-1mA	7
"0" Output Voltage		ł	0.5	v	2.0V	2.0V	2.0V	0.8V	20mA	8
"1" Output Leakage Current (82S67)			250	μA	0.8V	2.0V	2.0V	0.8V	5.5V	ſ
"O" Input Current		Į						•		
A _n , B _n			-400	μA	0.5V	0.5V	ov	0V		
S ₀ , S ₁			-400	μA		ĺ	0.5V	0.5∨		
"1" Input Current										
A _n , B _n		1	10	μA	4.5V	4.5V		2.0V	1	
S ₀ , S ₁			10	μΑ			4.5V	4.5V		
Output Short Circuit		ł		-	1				1	
Current (82S66)	-40		-100	mA					- 4-	12

$T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS					[
	MIN	ТҮР	MAX	UNITS	An	Bn	s ₀	S1	OUTPUTS	NOTES
Turn-on/Turn-off Times (82S66)			Γ-							
S1 to fn		1	15	ns						9
So to fn	1	1	18	ns				1	1	9
An to fn			10	ns						9
B _n to f _n			12	ns	{					9
Propagation Delay (82S67)								1		
S ₁ to f _n		1	18	ns			[1		9
So to fn			20		j					
An to fn			12	ns				1	[9
Bn to fn		}	15	ns]			9
Power/Current Consumption			365/69	mW/mA	4.5V	0V	4.5V	00		12

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

2. All measurements are taken with ground pin tied to zero volts.

3. Positive current flow is defined as into the terminal referenced.

4. Positive NAND logic definition:

NON-INVERTING OUTPUT -

"UP" Level = "1", "DOWN" Level = "0".

- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- 6. Measurements apply to each gate element independently.

7. Output source current is supplied through a resistor to ground.

8. Output sink current is supplied through a resistor to $V_{\mbox{CC}}$ 9. Refer to AC Test Figure.

 This test guarantees operation free of input latch-up over the specified operating power supply voltage range.

11. Manufacturer reserves the right to make design and process changes and improvements.

12. V_{CC} = 5.25 V.



