

B,F PACKAGES

# DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8T26 Bus Driver/Receiver contains four pair of inverting logic gates along with two buffered common enable lines.

Both the Driver and Receiver gates have tri-state outputs and PNP inputs. Tri-state outputs provide the high switching speeds of totem-pole TTL circuits while offering the bus capability of open collector gates. PNP inputs reduce input loading to  $200\mu$ A maximum.

A logic "1" on the Data Enable (D/E) input allows input data to be transferred to the outputs of the Drivers while a logic "0" will force the outputs to a high impedance state and will also disable the PNP resulting in negligible input load current. The Driver gate will sink 40mA of current with a maximum  $V_{CE}$  of 0.5V.

The Receiver gates are enabled by a logic "0" on the Receiver Enable (R/E) pin and provide 16mA current sink capability. A logic "1" forces the Receiver outputs to a high impedance state and disables the PNP inputs.

#### FEATURES

- SCHOTTKY-CLAMPED TTL
- PROPAGATION DELAY = 17ns (MAX.)
- TRI-STATE OUTPUTS
- PNP INPUTS
- 40mA CURRENT SINK CAPABILITY
- SBD\* INPUT CLAMPS
- \*SCHOTTKY-BARRIER-DIODE

### APPLICATIONS

- HALF-DUPLEX DATA TRANSMISSION
- ROUTING DATA IN BUS-ORIENTED SYSTEMS
- HIGH CURRENT DRIVERS
- MOS-TO-TTL INTERFACE



V<sub>CC</sub> = (16) GND = (8) ( ) = Denotes Pin Numbers

# ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0V $\pm$ 5%, T<sub>A</sub> = -0°C TO +75°C)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITION	NOTES
Input "0" current (All inputs)			-200	μA	V <sub>in</sub> = 0,4	
Input "1" current D <sub>in</sub> , D <sub>E</sub> , R <sub>E</sub>			25	μΑ	V <sub>in</sub> = 5.25	
Input (0) Threshold Voltage	0.85			volts		
Input (1) Threshold Voltage			2	volts		
D <sub>Out</sub> (1) Voltage Pins 3,6,10,13	2.6	3.1		volts	l <sub>out</sub> = -10mA	7
R <sub>Out</sub> (1) Voltage Pins 2,5,11,14	2.6	3.1		volts	I <sub>out</sub> = -2.0mA	7
D <sub>Out</sub> (0) Voltage Pins 3,6,10,13			0.50	volts	I <sub>out</sub> = 40mA	8
R <sub>Out</sub> (0) Voltage Pins 2,5,11,14			0.50	volts	I <sub>out</sub> = 16mA	8
Output (1) off leakage current			100	μΑ	V <sub>out</sub> ≈ 2.6V	
Input clamp voltage			-1.0	volts	l <sub>in</sub> = -5mA	
D <sub>Out</sub> short circuit current — Pins 3,6,10,13	-50		-150	mA	V <sub>o</sub> = 0 volts	11, 12
R <sub>Out</sub> short circuit current — Pins 2,5,11,14	-30		-75	mA	V <sub>o</sub> = 0 volts	11, 12
Power/Current Consumption			457/87	mW/mA	V <sub>cc</sub> = 5.25	11

# ELECTRICAL CHARACTERISTICS ( $V_{CC}$ = 5.00V, $T_A$ = 25°C)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITION	NOTES
Propagation Delay						
D <sub>Out</sub> to R <sub>Out</sub> (t <sub>on</sub> )		6	10	nsec		9
D <sub>Out</sub> to R <sub>Out</sub> (t <sub>off</sub> )		13	18	nsec		9
D <sub>In</sub> to D <sub>Out</sub> (t <sub>on</sub> )		16	20	nsec		9
D <sub>In</sub> to D <sub>Out</sub> (t <sub>off</sub> )		16	20	nsec		9
Data Enable to Data Output						
High Z to 0 (t <sub>pZL</sub> )		29	38	nsec		9
0 to High Z (t <sub>pLZ</sub> )		35	43	nsec		9
Receiver Enable to Receiver Output						
High Z to 0 (t <sub>pZL</sub> )		20	30	nsec		9
0 to High Z (t <sub>pLZ</sub> )		10	17	nsec		9

NOTES:

1. All voltage measurements are referenced to the ground terminal,

2. All measurements are taken with ground pin tied to zero volts.

з. Positive current flow is defined as into the terminal referenced.

4. Positive NAND Logic definition:

"UP" Level = "1", "DOWN" Level = "0".

Precentionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings 6.

should the isolation diodes become forward biased.

6. Measurements apply to each output and the associated data input independently,

7. Output source current is supplied through a resistor to ground.

Output sink current is supplied through a resistor to V<sub>CC</sub>. 8.

9. Refer to AC Test Circuits.

10. Manufacturer reserves the right to make design and process changes and improvements,

11.

V<sub>CC</sub> = 5.25 volts. Do not ground more than one output at a time. 12.

### AC TEST CIRCUITS AND WAVEFORMS



3-175

