

8-BIT LATCHED BIDIRECTIONAL I/O PORT

8T31

FEATURES

- Dual bidirectional ports
- Independent port operation (User-port priority for data entry)
- User data input synchronous
- At power-up, User-port outputs are high and Microprocessor-port outputs are high-Z
- Three-state TTL outputs for high-drive capabilities
- Directly compatible with 8X300 Microcontroller
- Single +5V supply


PRODUCT DESCRIPTION

The 8T31 is an 8-bit bidirectional data register designed to function as Input/Output interface elements in microprocessor systems.


Each part contains eight clocked data latches that are accessible from either a *microprocessor* port or a *user* port. Separate I/O control is provided for each port. The two ports operate independently, except that when both are attempting to input data into the data latches, the User port (UD0-UD7) has priority. The master enable (ME) signal enables or disables the microprocessor bus regardless of the state of the other inputs but has no effect on the user bus.

A unique feature of these parts is their ability to start up in a predetermined state. If the clock is maintained at a level of less than 0.8 volts until the power supply reaches 3.5 volts, all bits of the user port will wakeup at a "logic 1" level and those of the microprocessor port will wakeup in the high-impedance state

LOGIC DIAGRAM



PIN CONFIGURATION



8-BIT LATCHED BIDIRECTIONAL I/O PORT

8T31

PIN DESIGNATION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1-8	UD0-UD7	User Data I/O Lines. Bidirectional data lines to communicate with user's equipment	Active high three-state
16-23	$\overline{IV0-IV7}$	Microprocessor Bus. Bidirectional data lines to communicate with controlling digital system.	Active low three-state
10	\overline{BIC}	Input Control. User input to control writing into the I/O Port from the user data lines.	Active low
9	\overline{BOC}	Output Control. User input to control reading from the I/O Port onto the user data lines.	Active low
11	\overline{ME}	Master Enable. System input to enable or disable all other system inputs and outputs. It has no effect on user inputs and outputs.	Active low
15	WC	Write Command. When WC is high, stores contents of IV0-IV7 as data.	Active high
14	\overline{RC}	Read Command. When RC is low, data is presented on IV0-IV7.	Active low
13	MCLK	Master Clock. Input to strobe data into the latches. See function tables for details	Active high
24	VCC	5V power connection.	
12	GND	Ground	

USER DATA BUS CONTROL

The activity of the user data bus is controlled by the \overline{BIC} and \overline{BOC} inputs as shown in Table 1.

The user data input is a synchronous function with MCLK. A low level on the \overline{BIC} input allows data on the user data bus to be written into the data latches only if MCLK is at a high level. A low level on the \overline{BIC} input allows data on the user data bus to be latched regardless of the level of the MCLK input.

To avoid conflicts at the data latches, input from the microprocessor port is inhibited when \overline{BIC} is at a low level. Under all other conditions the 2 ports operate independently.

MICROPROCESSOR BUS CONTROL

As is shown in Table 2, the activity of the microprocessor port is controlled by the \overline{ME} , \overline{RC} , WC and \overline{BIC} inputs, as well as the state of an internal status latch. \overline{BIC} is included to show user port priority over the microprocessor port for data input.

BUS OPERATION

Data written into the 8T31 from one port will appear inverted when read from the other port. Data written into the 8T31 from one port will not be inverted when read from the same port.

Table 1. USER PORT CONTROL FUNCTION

\overline{BIC}	\overline{BOC}	MCLK	USER DATA BUS FUNCTION
H	L	X	Output Data
L	X	H	Input Data
H	H	X	Inactive

H = High Level L = Low Level X = Don't care

Table 2. MICROPROCESSOR PORT CONTROL FUNCTION

\overline{ME}	\overline{RC}	WC	MCLK	\overline{BIC}	MICROPROCESSOR BUS FUNCTION
L	L	L	X	X	Output Data
L	X	H	H	H	Input Data
X	H	L	X	X	Inactive
X	X	H	X	L	Inactive
H	X	X	X	X	Inactive

8-BIT LATCHED BIDIRECTIONAL I/O PORT

8T31





DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 5\%$, $0^{\circ}C \leq T_A \leq 70^{\circ}C$ unless otherwise specified.

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
Input voltage: V _{IH} High V _{IL} Low V _{IC} Clamp	I _I = 5mA V _{CC} = 4.75V	2.0		.8 -1	V
Output voltage: V _{OH} High V _{OL} Low					
Input current ¹ : I _{IH} High I _{IL} Low					
Output current ² : I _{OS} Short circuit UD bus IV bus	V _{CC} = 5.25V V _{IH} = 5.25V V _{IL} = .5V V _{CC} = 4.75V	10 20	<10 -350	.55 100 -550	μ A mA
I _{CC} VCC supply current	V _{CC} = 5.25V				

NOTES

- 1 The input current includes the three-state/open collector leakage current of the output driver on the data lines
- 2 Only one output may be shorted at a time

PARAMETER MEASUREMENT INFORMATION



8-BIT LATCHED BIDIRECTIONAL I/O PORT

8T31

AC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$

PARAMETERS	INPUT	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
t_{PD} User data relay ¹	UD X	$C_L = 50\text{pF}$		25	38	ns
t_{OE} User output enable	MCLK	$C_L = 50\text{pF}$		45	61	ns
t_{OD} User output disable	$\overline{\text{BOC}}$	$C_L = 50\text{pF}$	18	26	47	ns
t_{PD} μP data delay ¹	$\overline{\text{BIC}}$	$C_L = 50\text{pF}$	18	28	35	ns
t_{OE} μP output enable	BOC	$C_L = 50\text{pF}$	16	23	33	ns
t_{OD} μP output disable	$\overline{\text{IV X}}$	$C_L = 50\text{pF}$		38	53	ns
t_w Minimum pulse width	MCLK	$C_L = 50\text{pF}$		48	61	ns
t_{SETUP} Minimum setup time ²	$\overline{\text{ME}}$	$C_L = 50\text{pF}$	14	19	25	ns
t_{HOLD} Minimum hold time ²	RC	$C_L = 50\text{pF}$	13	17	32	ns
	WC	$C_L = 50\text{pF}$				
	$\overline{\text{ME}}$	$C_L = 50\text{pF}$				
	RC	$C_L = 50\text{pF}$				
	WC	$C_L = 50\text{pF}$				
	$\overline{\text{UD X}}^3$	$C_L = 50\text{pF}$	40			ns
	$\overline{\text{BIC}}$	$C_L = 50\text{pF}$	15			ns
	$\overline{\text{IV X}}$	$C_L = 50\text{pF}$	25			ns
	ME	$C_L = 50\text{pF}$	55			ns
	RC	$C_L = 50\text{pF}$	30			ns
	WC	$C_L = 50\text{pF}$	30			ns
	$\overline{\text{UD X}}^3$	$C_L = 50\text{pF}$	25			ns
	$\overline{\text{BIC}}$	$C_L = 50\text{pF}$	10			ns
	$\overline{\text{IV X}}$	$C_L = 50\text{pF}$	10			ns
	ME	$C_L = 50\text{pF}$	5			ns
	RC	$C_L = 50\text{pF}$	5			ns
	WC	$C_L = 50\text{pF}$	5			ns

NOTES

- 1 Data delays referenced to the clock are valid only if the input data is stable at the arrival of the clock and the hold time requirement is met
- 2 Set up and hold times given are for "normal" operation $\overline{\text{BIC}}$ setup and hold times are for a user write operation RC setup and hold times are for an I/O Port select operation ME and WC setup and hold times are for a microprocessor bus write operation
- 3 Times are referenced to MCLK

VOLTAGE WAVEFORMS

