FEATURES

- Dual bidirectional ports
- Independent port operation (User-port priority for data entry)
- User data input synchronous
- At power-up, User-port outputs are high and Microprocessor-port outputs are high-Z
- Three-state TTL outputs for high-drive capabilities
- Directly compatible with 8X300
   Microcontroller
- Single +5V supply

#### **PRODUCT DESCRIPTION**

The 8T31 is an 8-bit bidirectional data register designed to function as Input/Output interface elements in microprocessor systems.

#### LOGIC DIAGRAM

Each part contains eight clocked data latches that are accessible from either a *microprocessor* port or a *user* port. Separate I/O control is provided for each port. The two ports operate independently, except that when both are attempting to input data into the data latches, the User port (UD0-UD7) has priority. The master enable (ME) signal enables or disables the microprocessor bus regardless of the state of the other inputs but has no effect on the user bus.

A unique feature of these parts is their ability to start up in a predetermined state. If the clock is maintained at a level of less than 0.8 volts until the power supply reaches 3.5 volts, all bits of the user port will wakeup at a "logic 1" level and those of the microprocessor port will wakeup in the high-impedance state

#### PIN CONFIGURATION

N PACKAGE UD7 1 24 VCC 23 IV7 UD6 2 22 IV6 UD5 3 UD4 4 21 115 20 IV4 UD3 5 19 IV3 UD2 6 UD1 7 18 IV2 17 IV1 UDO 8 BOC 9 16 IV0 BIC 10 15 WC ME 11 14 RC GND 12 13 MCLK TOP VIEW ORDER NUMBERS N8T31N, N8X31N



### PIN DESIGNATION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1-8	UD0-UD7	User Data I/O Lines. Bidirectional data lines to communicate with user's equipment	Acitve high three-state
16-23	100-107	Microprocessor Bus. Bidirectional data lines to communicate with controlling digital system.	Active low three-state
10	BIC:	Input Control. User input to control writing into the I/O Port from the user data lines.	Active low
9	BOC.	Output Control. User input to control reading from the I/O Port onto the user data lines.	Active low
11	ME:	Master Enable. System input to enable or dis- able all other system inputs and outputs. It has no effect on user inputs and outputs.	Active low
15	WC:	Write Command. When WC is high, stores con- tents of IV0-IV7 as data.	Active high
14	RC	Read Command. When RC is low, data is presented on IVO-IV7.	Active low
13	MCLK <sup>.</sup>	Master Clock. Input to strobe data into the latches. See function tables for details	Active high
24	Vcc	5V power connection.	
12	GND:	Ground	

### Table 1. USER PORT CONTROL FUNCTION

TION	USER DATA BUS FUNCTION	MCLK	BIC BOC	
	Output Data	x	L	н
	Input Data	)н (	х	L
	Inactive	x	н	н

H = High Level L = Low Level X = Don't care

### Table 2. MICROPROCESSOR PORT CONTROL FUNCTION

ME	RC	wc	MCLK	BIC	MICROPROCESSOR BUS FUNCTION	
L	L	L	X	x	Output Data	
L	x	ίн	н	н	Input Data	
х	Н	L	X	x	Inactive	
х	l x	н	X X	L	Inactive	
н	x	X	X	x	Inactive	

# USER DATA BUS CONTROL

The activity of the user data bus is controlled by the BIC and BOC inputs as shown in Table 1.

The user data input is a synchronous function with MCLK. A low level on the BIC input allows data on the user data bus to be written into the data latches only if MCLK is at a high level. A low level on the BIC input allows data on the user data bus to be latched regardless of the level of the MCLK input.

To avoid conflicts at the data latches, input from the microprocessor port is inhibited when BIC is at a low level. Under all other conditions the 2 ports operate independently.

#### MICROPROCESSOR BUS CONTROL

As is shown in Table 2, the activity of the microprocessor port is controlled by the  $\overline{ME}$ , RC, WC and  $\overline{BIC}$  inputs, as well as the state of an internal status latch.  $\overline{BIC}$  is included to show user port priority over the microprocessor port for data input.

#### **BUS OPERATION**

Data written into the 8T31 from one port will appear inverted when read from the other port. Data written into the 8T31 from one port will not be inverted when read from the same port.

## DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 5\%$ , 0° C $\leq T_A \leq 70^{\circ}$ C unless otherwise specified.

		TEST CONDITIONS	LIMITS			
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
Input volt	tage:					v
ViH	High		2.0			
VIL	Low				.8	
Vic	Clamp	l <sub>1</sub> = 5mA			-1	
Output vo	oltage:	$V_{\rm CC} = 4.75V$				v
Voh	High		2.4			
Vol	Low				.55	
Input cur	rent1:	$V_{\rm CC} = 5.25V$				μA
lн	High	$V_{\rm H} = 5.25V$		<10	100	
lu_	Low	$V_{\parallel} = .5V$	1	-350	-550	
Output c	urrent2:					mA
los	Short circuit	$V_{CC} = 4.75V$				
	UD bus		10			
	IV bus		20			
Icc	VCC supply current	$V_{CC} = 5.25V$		100	150	mA

NOTES

1 The input current includes the three-state/open collector leakage current of the output

driver on the data lines 2 Only one output may be shorted at a time

#### PARAMETER MEASUREMENT INFORMATION



**Signetics** 

#### LIMITS TEST PARAMETERS INPUT UNIT CONDITIONS Min Max Тур UD X 25 38 ns $C_L = 50pF$ User data relay<sup>1</sup> MCLK 45 t<sub>PD</sub> 61 ns BOC $C_L = 50 pF$ 26 47 t<sub>OE</sub> User output enable 18 ns BIC 28 18 35 ns User output disable $C_L = 50 pF$ top BOC 16 23 33 ns IV X 38 53 ns t<sub>PD</sub> μP data delay1 $C_L = 50 pF$ MCLK 48 61 ns ME RC µP output enable $C_L = 50 pF$ 14 19 25 tOE ns wc ME $C_L = 50 pF$ µP output disable RC 13 17 32 ns top wc Minimum pulse width MCLK 40 tw ns UD X<sup>3</sup> 15 BIC 25 IV X 55 Minimum setup time2 **t**SETUP ns ME 30 RC 30 WC 30 UD X<sup>3</sup> 25 BIC 10 **IVX** 10 Minimum hold time<sup>2</sup> **t<sub>HOLD</sub>** ns ME 5 RC 5 WC 5

### AC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le 70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

NOTES

1 Data delays referenced to the clock are valid only if the input data is stable at the arrival of the clock and the hold time requirement is met

2 Set up and hold times given are for "normal" operation BIC setup and hold times are for a user write operation RC setup and hold times are for an I/O Port select operation ME and WC setup and hold times are for a microprocessor bus write operation

3 Times are referenced to MCLK

#### **VOLTAGE WAVEFORMS**

