# 9314 93L14 QUAD LATCH


**DESCRIPTION** — The '14 is a multifunctional 4-bit latch designed for general purpose storage applications in high speed digital systems. All outputs have active pull-up circuitry to provide high capacitance drive and to provide low impedance in both logic states for good noise immunity.

- CAN BE USED AS SINGLE INPUT D LATCHES OR SET/RESET LATCHES
- ACTIVE LOW ENABLE GATE INPUT
- OVERRIDING MASTER RESET


**ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	
PKGS	ОUТ	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$		
Plastic DIP (P)	Α	9314PC, 93L14PC		9B	
Ceramic DIP (D)	Α	9314DC, 93L14DC	9314DM, 93L14DM	6B	
Flatpak (F)	A	9314FC, 93L14FC	9314FM, 93L14FM	4L	

## CONNECTION DIAGRAM PINOUT A



#### LOGIC SYMBOL



## INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	93L (U.L.) HIGH/LOW
Ē	Enable Input (Active LOW)	1.0/1.0	0.5/0.25
$D_0 - D_3$	Data Inputs	1.5/1.5	0.75/0.375
$\begin{array}{c} D_0 - D_3 \\ \overline{S}_0 - \overline{S}_3 \\ \overline{MR} \end{array}$	Set Inputs (Active LOW)	1.0/1.0	0.5/0.25
MR	Master Reset Input (Active LOW)	1.0/1.0	0.5/0.25
Q <sub>0</sub> — Q <sub>3</sub>	Latch Outputs	20/10	10/5.0
			(3.0)

**FUNCTIONAL DESCRIPTION** — The '14 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the  $\bar{S}_n$  and  $D_n$  inputs. The Master Reset when activated overrides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE LATCH — For D-type operation the  $\overline{S}$  input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes HIGH.

SET/RESET LATCH — During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D, input, and can be set by a LOW on the S input if the D input is HIGH. It both S and D inputs are LOW, the D input will dominate and the latch will be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.

**TRUTH TABLE** 

MR	Ē	D	S	Qn	OPERATION
ııı	JJI	LHX	LLX	L H Qn-1	D MODE
IIIII	LLLLH	LILIX	JJII×	L H L Q <sub>n-1</sub> Q <sub>n-1</sub>	R/S MODE
L	Х	Х	Х	L	RESET

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Q<sub>n-1</sub> = Previous Output State

On = Present Output State

#### **LOGIC DIAGRAM**



### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	93XX	93L	UNITS	CONDITIONS
		Min Max	Min Max		
lcc	Power Supply Current	55	16.5	mA	V <sub>CC</sub> = Max

# AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

SYMBOL		93XX	93L	UNITS	CONDITIONS
	PARAMETER	C <sub>L</sub> = 15 pF	C <sub>L</sub> = 15 pF		
		Min Max	Min Max		
tPLH tPHL	Propagation Delay E to Q <sub>n</sub>	24 24	45 36	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay D <sub>n</sub> to Q <sub>n</sub>	12 24	30 30	ns	Figs. 3-1, 3-5
tpLH	Propagation Delay MR to Qn	18	30	ns	Figs. 3-1, 3-16
tphL	Propagation Delay Sn to Qn	24	33	ns	Figs. 3-1, 3-16

# AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	93X)	93XX		3L	UNITS	CONDITIONS	
	1 Allower all	Min N	Иах	Min	Max	00	CONDITIONS	
t <sub>s</sub> (H)	Setup Time HIGH or LOW Dn to E	5.0 18		10 20		ns	. Fig. 3-13	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW	0 5.0		0 10		ns		
t <sub>s</sub> (H)	Setup Time HIGH, Dn to Sn	8.0		15		ns	Fig. 3-13	
th (L)	Hold Time LOW, Dn to $\overline{S}_n$	8.0		5.0		ns	1 19.0 10	
t <sub>w</sub> (L)	Ē Pulse Width LOW	18		30		ns	Fig. 3-9	
t <sub>w</sub> (L)	MR Pulse Width LOW	18		25		ns	Fig. 3-16	
trec	Recovery Time, MR to E	0		5.0		ns	Fig. 3-16	