

16/8.0

20/10

 $\overline{Q}_3$ 

**Complementary Last** 

Stage Output

25/12.5

10/5.0

(3.0)

<sup>00</sup> 



**FUNCTIONAL DESCRIPTION** — The Logic Diagrams and Truth Table indicate the functional characteristics of the '00 4-bit shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers.

The '00 has two primary modes of operation, shift right  $(Q_0 \rightarrow Q_1)$  and parallel load, which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop  $Q_0$  via the J and K inputs and is shifted one bit in the direction  $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$  following each LOW-to-HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D-type input for general applications by tying the two pins together. When the PE input is LOW, the '00 appears as four common clocked D flip-flops. The data on the parallel inputs  $P_0 - P_3$  is transferred to the respective  $Q_0 - Q_3$  outputs following the LOW-to-HIGH clock transition. Shift left operation ( $Q_3 \rightarrow Q_2$ ) can be achieved by tying the Q<sub>n</sub> outputs to the  $P_{n-1}$  inputs and holding the PE input LOW.

All serial and parallel data transfers are synchronous, occuring after each LOW-to-HIGH clock transition. Since the '00 utilizes edge triggering, there is no restriction on the activity of the J,  $\overline{K}$ ,  $P_n$  and  $\overline{PE}$  inputs for logic operation — except for the setup and release time requirements. A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.

OPERATING MODE	INPUTS (MR = H)								OUTPUTS @ tn + 1					
	PE	J	ĸ	Po	P1	P2	P3	Q0	Q1	Q2	Q3	Q <sub>3</sub>		
SHIFT MODE	ΙΙΙΙ	LLHH	LHLH	X X X X	X X X X	X X X X	X X X X	г дід т	Q0 Q0 Q0 Q0	Q1 Q1 Q1 Q1	Q2 Q2 Q2 Q2	12121212		
PARALLEL ENTRY MODE	L L	X X	X X	L H	L H	L H	L H	L H	L H	L H	L H	H L		

## TRUTH TABLE

\*tn + 1 = Indicates state after next LOW-to-HIGH clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

## 00

SYMBOL	PARAMETER Output Short Circuit Current		93XX		93H		93L		93S		UNITS	CONDITIONS	
			Min	Max	Min	Max	Min	Мах	Min	Max			
los			-20	-80	-30	-100					mA	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0 V	
lcc	Power Supply Current	XC XM	-	92 86		112 102		23		120	mA	V <sub>CC</sub> = Max	

## AC CHARACTERISTICS: $V_{CC}$ = +5.0 V, $T_A$ = +25° C )See Section 3 for waveforms and load configurations)

		93XX		93H		93L		935			CONDITIONS	
SYMBOL	PARAMETER	C <sub>L</sub> = 15 pF		$C_L = 15 \text{ pF}$		C <sub>L</sub> = 15 pF		C <sub>L</sub> = 15 pF		UNITS		
		Min	Max	Min	Max	Min	Мах	Min	Max			
f <sub>max</sub>	Maximum Shift Frequency	30		45		10		70		MHz	Figs. 3-1, 3-8	
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub>		22 26		16 21		35 51		8.5 12	ns	Figs. 3-1, 3-8	
tPHL	Propagation Delay MR to Qn		40		28		60		23	ns	Figs. 3-1, 3-17	

## AC OPERATING REQUIREMENTS: $V_{CC}$ = +5.0 V, $T_{A}$ = $+25^{\circ}\,C$

SYMBOL	PARAMETER	93XX		93H		93L		935		UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Мах	Min	Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW, J, $\overline{K}$ and $P_0 - P_3$ to CP	20 20		12 12		60 60		6.0 6.0		ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW, J, $\overline{K}$ and P <sub>0</sub> — P <sub>3</sub> to CP	0 0		0 0		0 0		0 0		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW, PE to CP	39 39		15 15		68 68		8.0 8.0		ns	Fig. 3-6
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW, PE to CP	-10 -10		0 0		-20 -20		0 0		ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	17 17		12 12		38 38	-	7.0 7.0		ns	Fig. 3-8
t <sub>w</sub> (L)	MR Pulse Width LOW	25		19		53		12		ns	Fig. 3-16
trec	Recovery Time MR to CP	25		7.0		70		5.0		ns	1.9.0.0