93S62

9-INPUT PARITY CHECKER/GENERATOR


DESCRIPTION — The '62 is a very high speed 9-input parity checker/generator for use in error detection and error correction applications. The '62 provides odd and even parity for up to nine data bits. The even parity output (PE) is HIGH if an even number of inputs are HIGH and \overline{E} is LOW. The odd parity output (PO) will be HIGH if an odd number of inputs are HIGH and \overline{E} is LOW. A HIGH level on the Enable (\overline{E}) input forces both outputs LOW.

- INPUT-TO-OUTPUT DELAY 16 ns
- OUTPUT ENABLE TERMINAL
- BOTH ODD AND EVEN PARITY OUTPUTS PROVIDED
- GENERATES A PARITY BIT FOR UP TO NINE BITS
- CHECKS FOR PARITY ON UP TO NINE BITS
- EASILY EXPANDABLE


ORDERING CODE: See Section 9

| | PIN | COMMERCIAL GRADE | MILITARY GRADE | PKG |
|--------------------|-----|--|---|------|
| PKGS | оит | $V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$ | TYPE |
| Plastic DIP (P) | Α | 93S62PC | | 9A |
| Ceramic DIP (D) | Α | 93S62DC | 93S62DM | 6A |
| Flatpak (F) | Α | 93S62FC | 93S62FM | 31 |

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 93S (U.L.) HIGH/LOW |
|---------------------------------|----------------------------|-------------------------------|
| I ₀ — I ₈ | Data Inputs | 1.25/1.0 |
| 10 — 18 E | Output Enable (Active LOW) | 2.5/2.0 |
| PO | Odd Parity Output | 25/12.5 |
| PE | Even Parity Output | 25/12.5 |

FUNCTIONAL DESCRIPTION — The '62 is a very high speed 9-input parity checker or generator. It is intended primarily for error detection in systems which transmit data in 8-bit bytes, but it can be expanded to any number of data inputs. Both even and odd parity outputs are available to allow maximum flexibility for both parity generation and parity checking. When the device is enabled ($\overline{E} = LOW$), the Even Parity output (PE) is HIGH when an even number of inputs is HIGH, and the Odd Parity output (PO) is HIGH when an odd number of inputs is HIGH. The active LOW Enable (\overline{E}) controls the state of both outputs; when the Enable (\overline{E}) is HIGH, both outputs will be LOW. The Enable may be used to strobe the outputs at very high speeds to synchronize or inhibit the parity data.

The '62 has been designed with two sections using Exclusive-NOR comparison techniques. Eight data inputs lo thru l7 represent one section which will generate a parity bit in 16 to 20 ns. The ninth input (l8) bypasses three levels of logic and switches the outputs in 6.0 ns to 9.0 ns. This feature may be used to compensate for delayed arrival of the parity bit, allowing faster system cycle times (*Figure a*). The fast l8 input is also useful when more than nine bits are to be checked. The output of one '62 drives the l8 input of a second '62 providing a 17-bit parity check in 29 ns (typ).

When some inputs of the '62 are not used, such as for words of less than nine bits or when using parallel expansion techniques, there is an optimum delay scheme for termination of the unused inputs (see Table II). In essence, if one of the inputs of any Exclusive-NOR stays HIGH, the delay from the other input to the output is minimized.

TRUTH TABLE $(\overline{E} = LOW)$

| Number of Inputs | OU- | TPUTS |
|---|-----|--------------|
| I ₀ — I ₈ that are HIGH | РО | PE |
| 1, 3, 5, 7, 9 | Н | L |
| 0, 2, 4, 6, 8 | L | Н |

H = HIGH Voltage Level L = LOW Voltage Level

TABLE II — Termination Recommendations for Less Than Nine Bits

| Number of Data Inputs | lo | l ₁ | l ₂ | 13 | 14 | l ₅ | l ₆ | 17 | l8 |
|--------------------------|----------------|----------------|--|----------------|----------------|----------------|--|--------------------------|--------------|
| 3 4 5 | D6 D6 D6 | | D1 D1 D1 | ר ר ר | D2 D2 D2 | | L D3 D3 | | L L D4 |
| 6 7 8 | Do Do Do | D1 D1 D1 | D ₂ D ₂ D ₂ | D3 D3 D3 | D4 D4 D4 | L L D5 | D ₅ D ₅ D ₆ | L L D ₇ | L D6 L |





Fig. a Fast Input I₈ Allows Higher System Speed

LOGIC DIAGRAM



 $\begin{array}{l} \mathsf{PO} = (\mathsf{I}_0 \oplus \mathsf{I}_1 \oplus \mathsf{I}_2 \oplus \mathsf{I}_3 \oplus \mathsf{I}_4 \oplus \mathsf{I}_5 \oplus \mathsf{I}_6 \oplus \mathsf{I}_7 \oplus \mathsf{I}_8) \bullet \overline{\mathsf{E}} \\ \mathsf{PE} = (\overline{\mathsf{I}_0 \oplus \mathsf{I}_1 \oplus \mathsf{I}_2 \oplus \mathsf{I}_3 \oplus \mathsf{I}_4 \oplus \mathsf{I}_5 \oplus \mathsf{I}_6 \oplus \mathsf{I}_7 \oplus \mathsf{I}_8)} \bullet \overline{\mathsf{E}} \end{array}$

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER | | 93 | BS | UNITS | CONDITIONS |
|--------|----------------------|--------------|-----|--------------|-------|--|
| 0002 | | | Min | Max | 00 | |
| lı. | Input LOW Current | 10 — 18 E | | -1.6 -3.2 | mA | V _{CC} = Max, V _{IN} = 0.5 V |
| lcc | Power Supply Current | | | 65 | mA | V _{CC} = Max |

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25° C (See Section 3 for waveforms and load configurations)

| SYMBOL | | 938 | | | |
|--------------|--|------------------|------------|-------|-----------------|
| | PARAMETER | C _L = | 15 pF | UNITS | CONDITIONS |
| | | Min | Max | 1 | |
| tpLH tpHL | Propagation Delay I ₀ — I ₇ to PE | | 26 22 | ns | Figs. 3-1, 3-20 |
| tpLH tpHL | Propagation Delay Is to PE | | 12 9.0 | ns | Figs. 3-1, 3-20 |
| tpLH tpHL | Propagation Delay I ₀ — I ₇ to PO | | 26 26 | ns | Figs. 3-1, 3-20 |
| tPLH tPHL | Propagation Delay | | 13 13 | ns | Figs. 3-1, 3-20 |
| tPLH tPHL | Propagation Delay E to PE | | 7.0 7.0 | ns | Figs. 3-1, 3-4 |
| tpLH tpHL | Propagation Delay E to PO | | 7.0 7.0 | ns | Figs. 3-1, 3-4 |