FAN3850A Microphone Pre-Amplifier with Digital Output

Features

SEMICONDUCTOR

- Optimized for Mobile Handset and Notebook PC Microphone Applications
- Accepts Input from Electret Condenser Microphones (ECM)
- Pulse Density Modulation (PDM) Output
- Standard 5-Wire Digital Interface
- 16dB and 19dB Gain Versions Available⁽¹⁾
- Low Input Capacitance, High PSR, 20kHz Pre-Amplifier
- Low-Power 1.5µA Sleep Mode
- Typical 470µA Supply Current
- SNR of 62/61dB(A) for 16/19dB Gain Respectively
- Total Harmonic Distortion 0.02%
- Input Clock Frequency Range of 1-4MHz
- Integrated Low Drop-Out Regulator (LDO)
- Small 1.26mm x 0.86mm 6-Ball WLCSP Package

Description

The FAN3850A integrates a pre-amplifier, LDO, and ADC that converts Electret Condenser Microphone (ECM) outputs to digital Pulse Density Modulation (PDM) data streams. The pre-amplifier accepts analog signals from the ECM and drives an over-sampled sigma delta Analog-to-Digital Converter (ADC) and outputs PDM data. The PDM digital audio has the advantage of noise rejection and easy interface to mobile handset processors.

The FAN3850A features an integrated LDO and is powered from the system supply rails up to 3.63V, with low power consumption of only 0.85mW and less than 20μ W in Power-Down Mode.

Applications

- Electret Condenser Microphones with Digital Output
- Mobile Handset
- Headset Accessories
- Personal Computer (PC)

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAN3850AUC16X	-30°C to +85°C	6 Ball, Wafer-Level Chip-Scale Package (WLCSP)	3000 Units on Tape & Reel
FAN3850AUC19X	-30°C to +85°C	6-Ball, Wafer-Level Chip-Scale Package (WLCSP)	3000 Units on Tape & Reel

Note:

1. Alternate gain options are possible. Please contact Fairchild.



Pin Definitions

Pin#	Name	Туре	Description
A1	CLOCK	Input	Clock Input
B1	GND	Input	Ground Pin
C1	DATA	Output	PDM Output – 1 Bit ADC
A2	SELECT	Input	Rising or Falling Clock Edge Select
B2	INPUT	Input	Microphone Input
C2	VDD	Input	Device Power Pin

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	DC Supply Voltage	-0.3	4.0	V
V _{IO}	Analog and Digital I/O	-0.3	V _{CC} +0.3	V
ESD	Human Body Model, JESD22-A114, All Pins Except Microphone Input	±7		kV
	Human Body Model, JESD22-A114 – Microphone Input	±300		V

Note:

 This device is fabricated using CMOS technology and is therefore susceptible to damage from electrostatic discharges. Appropriate precautions must be taken during handling and storage of this device to prevent exposure to ESD.

Reliability Information

Symbol	Parameter	Min.	Тур.	Max.	Unit
TJ	Junction Temperature			+150	°C
T _{STG}	Storage Temperature Range	-65		+125	°C
T _{RFLW}	Peak Reflow Temperature			+260	°C
Θ_{JA}	Thermal Resistance, JEDEC Standard, Multilayer Test Boards, Still Air		90		°C/W

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
T _A	Operating Temperature Range	-30		+85	°C
V _{DD}	Supply Voltage Range	1.64	1.80	3.63	V
t _{RF-CLK}	Clock Rise and Fall Time			10	ns

Device Specific Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A=25^{\circ}C$, $V_{DD}=1.8V$, $V_{IN}=94dB$ (SPL), and $f_{CLK}=2.4MHz$. Duty Cycle=50% and $C_{MIC}=15pF$.

Symphol	bol Parameter FAN3850AUC16X			FAN	Unit			
Symbol F	Faianietei	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
SNR	Signal-to-Noise Ratio f _{IN} =1kHz (1Pa), A-Weighted		62			61		dB(A)
e _N	Total Input RMS Noise ⁽⁴⁾ 20Hz to 20kHz, A-Weighted		5.74	6.80		4.45	5.30	μV_{RMS}
V _{IN}	Maximum Input Signal f _{IN} =1kHz, THD+N < 10%, Level=0V			448			317	mV_{PP}

Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A=25^{\circ}C$, $V_{DD}=1.8V$, $V_{IN}=94dB$ (SPL), and $f_{CLK}=2.4MHz$. Duty Cycle=50% and $C_{MIC}=15pF$.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{DD}	Supply Voltage Range		1.64	1.80	3.63	V
I _{DD}	Supply Current	INPUT=AC Coupled to GND, CLOCK=On, No Load		470		μA
I _{SLEEP}	Sleep Mode Current	f _{CLK} =GND		1.5	8.0	μA
PSR	Power Supply Rejection ⁽⁴⁾	$\begin{array}{l} \mbox{INPUT=AC Coupled to GND,} \\ \mbox{Test Signal on } V_{DD}\mbox{=}\mbox{217Hz} \\ \mbox{Square Wave and} \\ \mbox{Broadband Noise}^{(3)}, \mbox{Both} \\ \mbox{100mV}_{P\mbox{-}P} \end{array}$		-74		dBFS
IN NOM	Nominal Sensitivity ⁽⁵⁾	INPUT=94dBSPL (1Pa)		-26		dBFS
THD	Total Harmonic Distortion ⁽⁶⁾	f _{IN} =1kHz, INPUT=-26dBFS		0.02	0.20	%
	(4)	$50Hz \le f_{IN} \le 1kHz$, INPUT=-20dBFS		0.2	1.0	
THD+N	THD and Noise ⁽⁴⁾	f _{IN} =1kHz, INPUT=-5dBFS		1.0	5.0	%
		f _{IN} =1kHz, INPUT=0dBFS		5.0	10.0	
CIN	Input Capacitance ⁽⁷⁾	INPUT		0.2		pF
R _{IN}	Input Resistance ⁽⁷⁾	INPUT	>100	7		GΩ
VIL	CLOCK & SELECT Input Logic LOW Level				0.3	V
VIH	CLOCK & SELECT Input Logic HIGH Level		1.5		V _{DD} +0.3	V
V _{OL}	Data Output Logic LOW Level				0.35*V _{DD}	V
V _{OH}	Data Output Logic HIGH Level		0.65*V _{DD}			V
Vout	Acoustic Overload Point ⁽⁷⁾	THD < 10%	120			dBSPL

Continued on the following page...

Electrical Characteristics (Continued)

Unless otherwise specified, all limits are guaranteed for $T_A=25^\circ C,$ $V_{DD}=1.8V,$ $V_{IN}=94dB(SPL),$ and $f_{CLK}=2.4MHz.$ Duty Cycle=50% and $C_{MIC}=15pF.$

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t _A	Time from CLOCK Transition to Data becoming Valid	On Falling Edge of CLOCK, SELECT=GND, C _{LOAD} =15pF	18	43		ns
t _B	Time from CLOCK Transition to Data becoming HIGH-Z	On Rising Edge of CLOCK, SELECT=GND, C _{LOAD} =15pF	0	5	16	ns
t _A	Time from CLOCK Transition to Data becoming Valid	On Rising Edge of CLOCK, SELECT=V _{DD} , C _{LOAD} =15pF	18	56		ns
t _B	Time from CLOCK Transition to Data becoming HIGH-Z	On Falling Edge of CLOCK, SELECT=V _{DD} , C _{LOAD} =15pF	0	5	16	ns
f _{CLK}	Input CLOCK Frequency ⁽⁸⁾	Active Mode	1.0	2.4	4.0	MHz
CLK _{dc}	CLOCK Duty Cycle ⁽⁴⁾		40	50	60	%
twakeup	Wake-Up Time ⁽⁹⁾	f _{CLK} =2.4MHz		0.35	2.00	ms
t _{FALLASLEEP}	Fall-Asleep Time ⁽¹⁰⁾	f _{CLK} =2.4MHz	0	0.01	1.00	ms
CLOAD	Load Capacitance on Data				100	pF

Notes:

3. Pseudo-random noise with triangular probability density function. Bandwidth up to 10MHz.

4. Guaranteed by characterization.

5. Assuming that 120dB(SPL) is mapped to 0dBFS.

6. Assuming an input of -45dBV

7. Guaranteed by design.

8. All parameters are tested at 2.4MHz. Frequency range guaranteed by characterization.

9. Device wakes up when $f_{CLK} \ge 300 \text{kHz}$.

10. Device falls asleep when $f_{CLK} \le 70 \text{kHz}$.



Typical Performance Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A=25^{\circ}$ C, $V_{DD}=1.8$ V, $V_{IN}=94$ dB(SPL), $f_{CLK}=2.4$ MHz, and duty cycle=50%.



© 2010 Fairchild Semiconductor Corporation FAN3850A • Rev. 3.0.6











FAN3850A External Product Dimensions

Product ID	D	E	X	Y
All options	1.260mm	0.860mm	0.145mm	0.145mm
Ball Composition: SN9	7.5-Ag2.5			

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent version. Package specifications do not expand Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductors online packaging area for the most recent packaging drawings and tape and reel specifications. <u>http://www.fairchildsemi.com/packaging/</u>.

FAN3850A — Microphone Pre-Amplifier with Digital Output



PRODUCT	STATUS	DEFINITIONS

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

6 1 1 1 1

11