

8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs

Features

- □ HVCMOS, technology
- Operating output voltage of 250V
- Low power level shifting from 5V to 250V
- ☐ Shift clock speed 8MHz @ V_{DD}=5V
- 8 latch data outputs
- Output blanking
- CMOS compatible inputs
- Programmable POL latch

Applications

- Piezoelectric transducer driver
- Weaving applications
- Braille
- Printers
- MEMs
- Displays

Top Block Diagram

General Description


The HV514 is a low voltage serial to high voltage parallel converter with 8 high voltage push-pull outputs. This device has been designed to drive small capacitive loads such as piezoelectric transducers. It can also be used in any application requiring multiple high voltage outputs, medium current sourcing and sinking capabilities.

The device consists of an 8-bit shift register, dual 8-bit latches, and control logic to latch data, and control blanking of the outputs. Data is shifted through the shift register on the rising transition of the clock. A data output buffer is provided for cascading devices. Operation of the shift register is not affected by the /LE, SEL, or the /BL inputs. Transfer of data from the shift register to the latch occurs when the /LE is high. Shift register data is shifted to the 8-bit Data Latch when SEL is high; and shift register data is shifted to the 8-bit Polarity Latch when SEL is low. The data is held in the output latches whenever /LE is low.

The high voltage output state is primarily dependent on the value in the polarity latch. If the blank, /BL, is low, the output condition is the result of a 1 being exclusively-NOR'ed with the polarity latch value. If /BL is high, the output condition is the result of the data latch being exclusively-NOR'ed with the polarity latch.

All outputs with have a break-before-make circuitry to reduce cross-over current during output state changes.

Note: /LE, SEL, and /BL have internal 20k-ohm pull-up resistors.



09/16/02

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

DC Electrical Characteristics (Over operating supply voltages unless otherwise noted)

Symbol	Parameter	Min	Тур	Max	Units	Conditions	
I _{DD}	V _{DD} supply current			4	mA	f _{cLK} =8MHz, LE*=LOW	
	Quiescent V _{DD} supply current				0.1	mA	All V _{IN} =V _{DD}
DDQ					2.0	IIIA	All V _{IN=} 0V
I _{PP}	V _{PP} supply current				100	μΑ	V_{PP} =250V, f_{OUT} =300Hz, no load
I _{PPQ}	Quiescent V _{PP} supply current				100	μΑ	V _{PP} =240V, outputs static
I _{IH}	High-level logic input current				10	μΑ	$V_{IH} = V_{DD}$
1	Low-level logic input current				-10	μΑ	V _{IL} =0V
I _{IL}	Low-level logic input current			-350	V _{IL} =0V, for inputs w/pull-up resistors		
I _{DPP}	Dynamic I _{PP}				0.1	mA	f _{out} =100kHz, no load
V	High-level output	H _{VOUT}	140			V	$V_{PP} = 200V, I_{HVOUT} = -20mA$
V _{OH}	l light-level output	Data out	V _{DD} -1V			V	I _{DOUT} =-0.1mA
V	Low-level output	H _{VOUT}			60	V	$V_{DD} = 4.5V, I_{HVOUT} = 20mA$
V _{OL}	Low-level output	Data out			1.0	V	I _{DOUT} =0.1mA

DC Electrical Characteristics (Over operating supply voltages unless otherwise noted)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
f _{CLK}	Clock frequency	0		8	MHz	
f _{out}	Output switching frequency (SOA limited)		300		Hz	C _L =50nF, V _{PP} =200V
t _w	Clock width high and low	62			ns	
t _{su}	Data setup time before clock rises	15			ns	
t _H	Data hold time after clock rises	30			ns	
t _{WLE}	Width of latch enable pulse	80			ns	
t _{DLE}	/LE delay time after rising edge of clock	35			ns	
t _{SLE}	/LE setup time before rising edge of clock	40			ns	
t_{OR}, t_{OF}	Rise/fall time of HV _{OUT}			1000	μs	C _L =100nF, V _{PP} =200V
t _{d ON/OFF}	Delay time for output to start rise/fall			500	ns	
t _{DHL}	Delay time clock to D _{OUT} high to low			110	ns	C _L =15pF
t _{DLH}	Delay time clock to D _{OUT} low to high			110	ns	C _L =15pF
T _R , t _F	All logic inputs			5	ns	

Absolute Maximum Ratings*

Supply Voltage, $V_{\rm DD}$	-0.5V to 6V
Supply Voltage, V _{PP}	275V
Logic input levels	-0.5V to V _{DD} +0.5V
Ground current	0.3A
High voltage supply current	0.25A
Continuous total power dissipation	750mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C +150°C

^{*} All voltages are referenced to device ground.

Ordering Information

Device		Part Number	Package
HV514	.	HV514WG	24 Lead SOW

Operating Supply Voltages


Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{DD}	Logic supply voltage	4.5	5.0	5.5	V	
V _{PP}	High voltage supply	50		250	V	Note 1
V _{IH}	High-level input voltage	V _{DD} -0.9		V _{DD}	V	
V _{IL}	Low-level input voltage	0		0.9	V	
T _A	Operating free-air temperature	-40		+85	° C	

Notes:

- 1. Below minimum $\boldsymbol{V}_{_{\boldsymbol{PP}}}$ the output may not switch.
- 2. Power-up sequence should be the following:
 - 1. Connect ground.
 - 2. Apply V_{DD}.
 - 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
 - 4. Apply V_{PP} .


Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits




Note: There is an internal output resistor for the high voltage output pin for SOA protection

Switching Waveforms



/BL, /LE, and SEL hav internal $20k\Omega$ pull-up resistors.

Functional Block Diagram



Note: $\overline{\text{BL}}$, $\overline{\text{SEL}}$, and $\overline{\text{LE}}$ have internal $20\text{k}\Omega$ pull-up resistors.

Function Table

	Inputs					Outputs			
Function	Data	CLK	/LE	SEL	/BL	Shift Reg 1 216	Latch	HV Output Action 1 216	Data Out
Load S/R	H or L					H or L **	* * *	* * *	*
Transfer S/R	Х	Х	Н	Н		H or L **	To data	* * *	*
to Latch	Х	Х	Н	L		H or L **	To polarity	* * *	*
Hold latch data	Х	Х	L			* * *	* * *	* * *	*
Blank Output	Х	Х	Х	Х	L	* *	* *	1 (XNOR) POL	*
Active Output	Х	Х	Х	Х	Н	* *	* *	Data (XNOR) POL	*

/BL	Latched Ir	HV Output	
/BL	Data		
L	Х	L	L
L	Х	Н	Н
Н	L	L	L
Н	Н	L	Н
Н	L	Н	Н
Н	Н	Н	L


Notes:

$$[\]label{eq:high-level} \begin{split} H = & \text{ high level, L} = \text{low level, X} = \text{irrelevant, } \uparrow = \text{low-to-high transition} \\ \bullet = & \text{dependent on previous stage's satte before the last CLK or last LE* high.} \end{split}$$

Pin Configuration

Pin	Function
1	CLK
2	LE
3	D _{IN}
4	LGND
5	HVGND
6	HVGND
7	HV _{out} 1
8	HV _{out} 2
9	HV _{out} 3
10	HV _{out} 4
11	HV _{out} 5
12	HV _{out} 6
13	HV _{out} 7
14	HV _{out} 8
15	V _{PP}
16	V _{PP}
17	V _{DD}
18	D _{OUT}
19	BL
20	SEL

Package Outline



20-Lead SOW Package (WG) Wide Body