32-Channel Serial To Parallel Converter With Open Drain Outputs

Ordering Information

		Package Options			
Device	Recommended Operating V _{PP} max	44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	44 Lead Quad Plastic Gullwing	Die
HV5522	220V	HV5522DJ	HV5522PJ	HV5522PG	HV5522X
HV5530	300V	HV5530DJ	HV5530PJ	HV5530PG	HV5530X
HV5622	220V	HV5622DJ	HV5622PJ	HV5622PG	HV5622X
HV5630	300V	HV5630DJ	HV5630PJ	HV5630PG	HV5630X

Features

- □ Processed with HVCMOS[®] technology
- Sink current minimum 100mA
- □ Shift register speed 8MHz
- Polarity and Blanking inputs
- □ CMOS compatible inputs
- Forward and reverse shifting options
- Diode to V_{PP} allows efficient power recovery
- □ 44-lead ceramic surface mount package
- □ Hi-Rel processing available

Absolute Maximum Ratings

Supply voltage, V _{DD} ¹			-0.5V to +15V
Output voltage, V _{PP} ¹	HV5530/	HV5630	-0.5V to +315V
	HV5522/	HV5622	-0.5V to +230V
Logic input levels ¹		-0	.5V to V _{DD} + 0.5V
Ground current ²			1.5A
Continuous total power dis	ssipation ³	Ceramic Plastic	1500mW 1200mW
Operating temperature rar	nge	Ceramic Plastic	-55°C to +125°C -40°C to +85°C
Storage temperature range	е		-65°C to +150°C
Lead temperature 1.6mm from case for 10 seconds	(1/16 inch)	260°C

Notes:

1. All voltages are referenced to $\ensuremath{\mathsf{V}_{\text{SS}}}$

2. Duty cycle is limited by the total power dissipated in the package.

3. For operation above 25°C ambient derate linearly to maximum operating temperature at 20°C for plastic and at 15mW/°C for ceramic.

General Description

The HV55 and HV56 are low-voltage serial to high-voltage parallel converters with open drain outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sinking capabilities such as driving inkjet and electrostatic print heads, plasma panels, vacuum fluorescent, or large matrix LCD displays.

These devices consist of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs. Data is shifted through the shift register on the high to low transition of the clock. The HV55 shifts in the counterclockwise direction when viewed from the top of the package, and the HV56 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the LE (latch enable), BL (blanking), or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE (latch enable) input is high. The data in the latch is stored when LE is low.

12/13/01

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

Electrical Characteristics (over recommended operating conditions unless noted) **DC Characteristics**

Symbol	Parameter		Min	Max	Units	Conditions
I _{DD}	V _{DD} supply current			15	mA	f _{CLK} = 8MHz F _{DATA} = 4MHz
I _{DDQ}	Quiescent V _{DD} supply current			100	μA	$V_{IN} = 0V$
I _{O(OFF)}	Off state output current			10	μΑ	All outputs high All SWS parallel
I _{IH}	High-level logic input current			1	μA	$V_{IH} = V_{DD}$
I _{IL}	Low-level logic input current			-1	μΑ	$V_{IL} = 0V$
V _{OH}	High-level output data out		V _{DD} - 1.0V		V	$I_{Dout} = -100 \mu A$
V	Low-level output voltage	HV _{OUT}		15.0	V	I _{HVout} = +100mA
V _{OL}	Low level output voltage	Data out		1.0	V	I _{Dout} = +100μA
V _{OC}	HV _{OUT} clamp voltage			-1.5	V	I _{OL} = -100mA

AC Characteristics ($V_{DD} = 12V$, $T_C = 25^{\circ}C$)

Symbol	Parameter	Min	Max	Units	Conditions
f _{CLK}	Clock frequency		8	MHz	
t _W	Clock width high or low	62		ns	
t _{SU}	Data set-up time before clock falls	25		ns	
t _H	Data hold time after clock falls	10		ns	
t _{ON}	Turn on time, HV _{OUT} from enable		500	ns	$R_L = 2K\Omega$ to V_{PP} MAX
t _{DHL}	Delay time clock to data high to low		100	ns	C _L = 15pF
t _{DLH}	Delay time clock to data low to high		100	ns	C _L = 15pF
t _{DLE}	Delay time clock to $\overline{\text{LE}}$ low to high	50		ns	
t _{WLE}	Width of LE pulse	50		ns	
t _{SLE}	LE set-up time before clock falls	50		ns	

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V _{DD}	Logic supply voltage		10.8	13.2	V
HV _{OUT}	High voltage output HV5530 and HV5630		-0.3	+300	V
		HV5522 and HV5622	-0.3	+220	V
V _{IH}	High-level input voltage		V _{DD} - 2V	V _{DD}	V
V _{IL}	Low-level input voltage		0	2.0	V
f _{CLK}	Clock frequency			8	MHz
T _A	Operating free-air temperature Plastic		-40	+85	°C
		Ceramic	-55	+125	°C

Note:

Power-up sequence should be the following:

1. Connect ground.

2. Apply V_{DD} .

3. Set all inputs to a known state.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

	Inputs				Outputs			
Function	Data	CLK	LE	BL	POL	Shift Reg	HV Outputs	Data Out
	Dala	ULK	LC		FUL	1 232	1 232	*
All on	Х	Х	Х	L	L	* **	On OnOn	*
All off	Х	Х	х	L	н	* **	Off OffOff	*
Invert mode	X	Х	L	Н	L	* * * *	* **	*
Load S/R	H or L	Ļ	L	Н	н	H or L **	* * *	*
Load	X	H or L	↑	н	н	* * *	* * *	*
Latches	х	H or L	↑	н	L	* * *	* **	*
Transparent	L	Ļ	н	н	н	L **	Off **	*
Latch mode	Н	Ļ	Н	Н	Н	H **	On **	*

Notes:

H = high level, L = low level, X = irrelevant, \downarrow = high-to-low transition, \uparrow = low-to-high transistion.

* = dependent on previous stage's state before the last CLK \downarrow or last $\overline{\text{LE}}$ high.

Pin Configurations

HV55 44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV _{OUT} 16	23	Clock
2	HV _{OUT} 17	24	V _{SS}
3	HV _{OUT} 18	25	V _{DD}
4	HV _{OUT} 19	26	Latch Enable
5	HV _{OUT} 20	27	Data In
6	HV _{OUT} 21	28	Blanking
7	HV _{OUT} 22	29	N/C
8	HV _{OUT} 23	30	HV _{OUT} 1
9	HV _{OUT} 24	31	HV _{OUT} 2
10	HV _{OUT} 25	32	HV _{OUT} 3
11	HV _{OUT} 26	33	HV _{OUT} 4
12	HV _{OUT} 27	34	HV _{OUT} 5
13	HV _{OUT} 28	35	HV _{OUT} 6
14	HV _{OUT} 29	36	HV _{OUT} 7
15	HV _{OUT} 30	37	HV _{OUT} 8
16	HV _{OUT} 31	38	HV _{OUT} 9
17	HV _{OUT} 32	39	HV _{OUT} 10
18	Data Out	40	HV _{OUT} 11
19	N/C	41	HV _{OUT} 12
20	N/C	42	HV _{OUT} 13
21	N/C	43	HV _{OUT} 14
22	Polarity	44	HV _{OUT} 15



Package Outline

44-pin J-Lead Package

HV56 44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV _{OUT} 17	23	Clock
2	HV _{OUT} 16	24	V _{SS}
3	HV _{OUT} 15	25	V _{DD}
4	HV _{OUT} 14	26	Latch Enable
5	HV _{OUT} 13	27	Data In
6	HV _{OUT} 12	28	Blanking
7	HV _{OUT} 11	29	N/C
8	HV _{OUT} 10	30	HV _{OUT} 32
9	HV _{OUT} 9	31	HV _{OUT} 31
10	HV _{OUT} 8	32	HV _{OUT} 30
11	HV _{OUT} 7	33	HV _{OUT} 29
12	HV _{OUT} 6	34	HV _{OUT} 28
13	HV _{OUT} 5	35	HV _{OUT} 27
14	HV _{OUT} 4	36	HV _{OUT} 26
15	HV _{OUT} 3	37	HV _{OUT} 25
16	HV _{OUT} 2	38	HV _{OUT} 24
17	HV _{OUT} 1	39	HV _{OUT} 23
18	Data Out	40	HV _{OUT} 22
19	N/C	41	HV _{OUT} 21
20	N/C	42	HV _{OUT} 20
21	N/C	43	HV _{OUT} 19
22	Polarity	44	HV _{OUT} 18

Pin Configurations

HV55

44-Pin Quad Plastic Gullwing Package

Pin	Function	Pin	Function
1	HV _{OUT} 11	23	Data Out
2	HV _{OUT} 12	24	N/C
3	HV _{OUT} 13	25	N/C
4	HV _{OUT} 14	26	N/C
5	HV _{OUT} 15	27	Polarity
6	HV _{OUT} 16	28	Clock
7	HV _{OUT} 17	29	V _{SS}
8	HV _{OUT} 18	30	V _{DD}
9	HV _{OUT} 19	31	Latch Enable
10	HV _{OUT} 20	32	Data In
11	HV _{OUT} 21	33	Blanking
12	HV _{OUT} 22	34	N/C
13	HV _{OUT} 23	35	HV _{OUT} 1
14	HV _{OUT} 24	36	HV _{OUT} 2
15	HV _{OUT} 25	37	HV _{OUT} 3
16	HV _{OUT} 26	38	HV _{OUT} 4
17	HV _{OUT} 27	39	HV _{OUT} 5
18	HV _{OUT} 28	40	HV _{OUT} 6
19	HV _{OUT} 29	41	HV _{OUT} 7
20	HV _{OUT} 30	42	HV _{OUT} 8
21	HV _{OUT} 31	43	HV _{OUT} 9
22	HV _{OUT} 32	44	HV _{OUT} 10



Package Outline

44-pin Quad Plastic Gullwing Package

HV56

44-Pin Quad Plastic Gullwing Package

Pin	Function	Pin	Function
1	HV _{OUT} 22	23	Data Out
2	HV _{OUT} 21	24	N/C
3	HV _{OUT} 20	25	N/C
4	HV _{OUT} 19	26	N/C
5	HV _{OUT} 18	27	Polarity
6	HV _{OUT} 17	28	Clock
7	HV _{OUT} 16	29	V _{SS}
8	HV _{OUT} 15	30	V _{DD}
9	HV _{OUT} 14	31	Latch Enable
10	HV _{OUT} 13	32	Data In
11	HV _{OUT} 12	33	Blanking
12	HV _{OUT} 11	34	N/C
13	HV _{OUT} 10	35	HV _{OUT} 32
14	HV _{OUT} 9	36	HV _{OUT} 31
15	HV _{OUT} 8	37	HV _{OUT} 30
16	HV _{OUT} 7	38	HV _{OUT} 29
17	HV _{OUT} 6	39	HV _{OUT} 28
18	HV _{OUT} 5	40	HV _{OUT} 27
19	HV _{OUT} 4	41	HV _{OUT} 26
20	HV _{OUT} 3	42	HV _{OUT} 25
21	HV _{OUT} 2	43	HV _{OUT} 24
22	HV _{OUT} 1	44	HV _{OUT} 23

12/13/010

