## **10-Channel Serial-Input Latched Display Driver**

### **Ordering Information**

	Package Options					
Device	18-Pin Plastic DIP	20-Pin Small Outline Package	20-Pin Plastic Chip Carrier	Die		
HV6810	HV6810P	HV6810WG	HV6810PJ	HV6810X		

\*For Hi-Rel process flow, refer to page 5-3 of the Databook.

### **Features**

- □ High output voltage 80V
- □ High speed 5MHz @ 5V<sub>DD</sub>
- □ Low power  $I_{BB} \le 0.1 \text{mA}$  (All high)
- □ Active pull down 100µA min
- Output source current 100mA at 60V V<sub>PP</sub>
- Each device drives 10 lines
- □ High-speed serially-shifted data input
- 5V CMOS-compatible inputs
- Latches on all driver outputs
- Pin-compatible improved replacement for UCN5810A and TL4810A, TL4810B

## **General Description**

The HV6810 is a monolithic integrated circuit designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). These devices feature a serial data output to cascade additional devices for large displays.

A 10-bit data word is serially loaded into the shift register on the positive-going transition of the clock. Parallel data is transferred to the output buffers through a 10-bit D-type latch while the latch enable input is high and is latched when the latch enable is low. When the blanking input is high, all outputs are low.

Outputs are structures formed by double-diffused MOS (DMOS) transistors with output voltage ratings of 80 volts and 25 milliampere source-current capability. All inputs are compatible with CMOS levels.

### **Absolute Maximum Ratings**<sup>1</sup>

Logic supply voltage, $V_{DD}^2$		7.5V
Driver supply voltage, V <sub>BB</sub> <sup>2</sup>		90V
Output voltage <sup>2</sup>		90V
Input voltage <sup>2</sup>	-0.3V to \	/ <sub>DD</sub> + 0.3V
Continuous total power dissipation at 25°C free-air temperature <sup>3</sup>	18-Pin P-DIP <sup>3</sup> 20-Pin SOIC <sup>4</sup> 20-Pin PLCC <sup>4</sup>	900mW 1000mW 1000mW
Operating Temperature Range	-40°	to +85*C

#### Notes:

1. Over operating free-air temperature.

2. All voltages are referenced to  $\mathsf{V}_{\mathsf{SS}}.$ 

3. For operation above 25°C ambient derate linearly to 85°C at 15mW/°C.

4. For operation above 25°C ambient derate linearly to 85°C at 16.7mW/°C.

#### 01/06/03

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

## **Electrical Characteristics**

Symbol	Parameter		Min	Тур	Мах	Units	Conditions
V <sub>OH</sub>	High-level output voltage	Q outputs	57.5	58		V	I <sub>OH</sub> = 25mA
		Serial output	4	4.5		V	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -100μA
V <sub>OL</sub>	Low-level output voltage	Q outputs		0.15	1	V	$I_{OH}$ = 100µA, Blanking input at $V_{DD}$
		Serial output		0.05	0.1	V	$V_{DD} = 4.5V, I_{OL} = 100 \mu A$
I <sub>OL</sub>	Low-level Q output current (p	ull-down current)	60	80		μΑ	$T_A = Max, V_{OL} = 0.7V$
I <sub>O(OFF)</sub>	Off-state output current			-1	-15	μΑ	$V_{O} = 0$ , Blanking input $T_{A} = Max$ at $V_{DD}$
I <sub>H</sub>	High-level input current				1	μΑ	$V_1 = V_{DD}$
I <sub>DD</sub>	Supply current from $V_{DD}$ (stat	ndby)		10	50	μA	All inputs at 0V, one Q output high
				10	50	μΑ	All inputs at 0V, all Q outputs low
I <sub>BB</sub>	Supply current from $V_{BB}$			0.05	0.1	mA	All outputs low, all Q outputs open
				0.05	0.1	mA	All outputs high, all Q outputs open

\* All typical values are at  $T_A = 25^{\circ}C$ , except for  $I_O$ .

#### AC Characteristics (Timing requirements over recommended operating conditions)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
t <sub>W(CKH)</sub>	Pulse duration, clock high	100			ns	
t <sub>W(LEH)</sub>	Pulse duration, latch enable high	100			ns	
t <sub>SU(D)</sub>	Setup time, data before clock	50			ns	
t <sub>H(D)</sub>	Hold time, data after clock	50			ns	
t <sub>CKH-LEH</sub>	Delay time, clock to latch enable high	50			ns	
t <sub>pd</sub> *	Propagation delay time, latch enable to output		0.3		μS	

\* Switching characteristics,  $V_{BB} = 60V$ ,  $T_A = 25^{\circ}C$ .

## **Recommended Operating Conditions**

Symbol	Parameter			Nom	Max	Units
V <sub>DD</sub>	Supply voltage	Supply voltage			5.5	V
V <sub>BB</sub>	Supply voltage				80	V
V <sub>SS</sub>	Supply voltage			0		V
V <sub>IH</sub>	High-level input voltage (for $V_{DD} = 5V$ )	High-level input voltage (for V <sub>DD</sub> = 5V)			5.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3		0.8	V
I <sub>он</sub>	Continuous high-level Q output current	-25			mA	
f <sub>CLK</sub>	Clock frequency			5	MHz	
T <sub>A</sub>	Operating free-air temperature	Plastic	-40		+85	°C

Note:

Power-up sequence should be the following:

Connect ground V<sub>SS</sub>

2. Apply V<sub>DD</sub>.

3. Set all inputs (Data, CLK, Enable, etc.) to a known state.

4. Apply V<sub>BB</sub>.

5. The  $V_{BB}$  should not drop below  $V_{DD}$  or float during operation.

Power-down sequence should be the reverse of the above.

# Input and Output Equivalent Circuits



# **Timing Diagram**



## **Functional Block Diagram**



Logic Diagram (positive logic)

## **Function Table**

Serial Data	Clock	Shift Register Contents	Serial Data	Strobe	Latch Contents	Blanking	Output Contents
Input	Input	$\mathbf{I}_1 \ \mathbf{I}_2 \ \mathbf{I}_3 \ \dots \ \mathbf{I}_{N-1} \ \mathbf{I}_N$	Output	Innut	$\mathbf{I}_1 \ \mathbf{I}_2 \ \mathbf{I}_3 \ \dots \ \mathbf{I}_{N-1} \ \mathbf{I}_N$	Input	$\mathbf{I}_1 \ \mathbf{I}_2 \ \mathbf{I}_3 \ \dots \ \mathbf{I}_{N-1} \ \mathbf{I}_N$
Н		H $R_1 R_2 R_{N-2} R_{N-1}$	R <sub>N-1</sub>				
L		L R <sub>1</sub> R <sub>2</sub> R <sub>N-2</sub> R <sub>N-1</sub>	R <sub>N-1</sub>				
Х		$R_1 R_2 R_3 \dots R_{N-1} R_N$	R <sub>N</sub>				
		X X X X X	Х	L	$R_1 R_2 R_3 \dots R_{N-1} R_N$		
		$P_1 P_2 P_3 \dots P_{N-1} P_N$	P <sub>N</sub>	Н	$P_1 P_2 P_3 \dots P_{N-1} P_N$	L	$P_1 P_2 P_3 \dots P_{N-1} P_N$
					X X X X X	Н	LLLLL

L = Low logic level

H = High logic level

X = Irrelevant

P = Present state

R = Previous state

## **Switching Waveforms**





**Output Switching Times** 

## **Pin Configurations**

## **Package Outlines**

HV6810	
18-Pin DIP	

8-PIN DIP						
	Pin	Function	Pin	Function		
	1	Q8	10	Q3		
	2	Q7	11	Q2		
	3	Q6	12	Q1		
	4	Clock	13	Blanking		
	5	V <sub>SS</sub>	14	Data in		
	6	V <sub>DD</sub>	15	V <sub>BB</sub>		
	7	LE (strobe)	16	Serial data out		
	8	Q5	17	Q10		
	9	Q4	18	Q9		

1	$\bigcirc$	18
2		17
3		16
4		15
5		14
6		13
7		12
8		11
9		10

top view 18-pin DIP



top view SOW-20



#### HV6810 20-Pin SOW

Pin	Function	Pin	Function
1	Q8	11	Q3
2	Q7	12	Q2
3	Q6	13	Q1
4	Clock	14	Blanking
5	V <sub>SS</sub>	15	Data in
6	N/C	16	V <sub>BB</sub>
7	V <sub>DD</sub>	17	Serial data out
8	LE (strobe)	18	N/C
9	Q5	19	Q10
10	Q4	20	Q9

#### HV6810

#### 20-Pin Plastic PLCC

Pin	Function	Pin	Function
1	Q8	11	Q3
2	Q7	12	Q2
3	Q6	13	Q1
4	Clock	14	Blanking
5	N/C	15	Data In
6	V <sub>SS</sub>	16	N/C
7	V <sub>DD</sub>	17	V <sub>BB</sub>
8	LE(Strobe)	18	Serial data out
9	Q5	19	Q10
10	Q4	20	Q9

Supertex inc.

©2003 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.