# 32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs

#### **Ordering Information**

|        | Package Options                        |                       |  |  |  |
|--------|--|-----------------------|--|--|--|
| Device | 44 J-Lead Quad<br>Plastic Chip Carrier | Die<br>in waffle pack |  |  |  |
| HV9708 | HV9708PJ                               | HV9708X               |  |  |  |
| HV9808 | HV9808PJ                               | HV9808X               |  |  |  |

## Features

- □ Processed with HVCMOS<sup>®</sup> technology
- Output voltages up to 80V
- Low power level shifting
- Shift register speed 8MHz
- Latched data outputs
- Forward and reverse shifting options
- □ Diode to V<sub>PP</sub> allows efficient power recovery
- □ 5V CMOS compatible inputs

## Absolute Maximum Ratings<sup>1</sup>

| Supply voltage, V <sub>DD</sub> <sup>2</sup>                | -0.5V to +7V                   |
|---|--------------------------------|
| Output voltage, V <sub>PP</sub> <sup>2</sup>                | V <sub>DD</sub> to +90V        |
| Logic input levels <sup>2</sup>                             | -0.5V to V <sub>DD</sub> +0.5V |
| Ground current <sup>3</sup>                                 | 1.5A                           |
| Continuous total power dissipation <sup>4</sup>             | 1200mW                         |
| Operating temperature range                                 | -40°C to +85°C                 |
| Storage temperature range                                   | -65°C to +150°C                |
| Lead temperature 1.6mm (1/16 inch) from case for 10 seconds | 260°C                          |

Notes:

- 1. Device will survive (but operation may not be specified or guaranteed) at these extremes.
- 2. All voltages are referenced to GND.
- 3. Duty cycle is limited by the total power dissipated in the package.
- 4. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

#### 02/96/022

#### **General Description**

The HV97 and HV98 are low-voltage serial to high-voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high-voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays. The inputs are fully CMOS compatible.

These devices consist of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs.  $HV_{OUT}$ 1 is connected to the first stage of the shift register through the polarity and blanking logic. Data is shifted through the shift register on the logic low to high transition of the clock. The HV97 shifts data in the clockwise direction when viewed from the top of the package and the HV98 shifts in the counterclockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (HV<sub>OUT</sub>32). Operation of the shift register is not affected by the LE (latch enable), BL (blanking), or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE (latch enable) input is high. The data in the latch is stored when LE is low.

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

# **Electrical Characteristics** ( $V_{PP} = 60V$ , $V_{DD} = 5V$ , $T_A = 25^{\circ}C$ )

#### **DC Characteristics**

| Symbol                 | Parameter                                    | Min                  | Max  | Units | Conditions                                  |
|------------------------|--|----------------------|------|-------|---|
| I <sub>PP</sub>        | V <sub>PP</sub> Supply Current               |                      | 100  | μΑ    | HV <sub>OUT</sub> outputs HIGH to LOW       |
| I <sub>DDQ</sub>       | I <sub>DD</sub> Supply Current (Quiescent)   |                      | 100  | μΑ    | All inputs = V <sub>DD</sub> or GND         |
| I <sub>DD</sub>        | I <sub>DD</sub> Supply Current (Operating)   |                      | 15   | mA    | $V_{DD} = V_{DD}$ max,<br>$f_{CLK} = 8$ MHz |
| V <sub>OH</sub> (Data) | Shift Register Output Voltage                | V <sub>DD</sub> -0.5 |      | V     | I <sub>O</sub> = -100μA                     |
| V <sub>OL</sub> (Data) | Shift Register Output Voltage                |                      | 0.5  | V     | I <sub>O</sub> = 100μA                      |
| I <sub>IH</sub>        | Current Leakage, any input                   |                      | 1    | μΑ    | Input = V <sub>DD</sub>                     |
| I <sub>IL</sub>        | Current Leakage, any input                   |                      | -1   | μΑ    | Input = GND                                 |
| V <sub>OC</sub>        | HV <sub>OUT</sub> Output Clamp Diode Voltage |                      | -1.5 | V     | I <sub>OC</sub> = -5mA                      |
| V <sub>OH</sub>        | HV <sub>OUT</sub> Output when Sourcing       | 52                   |      | V     | I <sub>OH</sub> = -20mA, 0 to 70°C          |
| V <sub>OL</sub>        | HV <sub>OUT</sub> Output when Sinking        |                      | 4    | V     | I <sub>OL</sub> = 5mA, 0 to 70°C            |

#### **AC Characteristics**

| Symbol                             | Parameter  | Min | Max | Units | Conditions            |
|------------------------------------|--|-----|-----|-------|-----------------------|
| f <sub>CLK</sub>                   | Clock Frequency  |     | 8   | MHz   |                       |
| t <sub>WL</sub> or t <sub>WH</sub> | Clock width, HIGH or LOW   | 62  |     | ns    |                       |
| t <sub>su</sub>                    | Setup time before CLK rises  | 25  |     | ns    |                       |
| t <sub>H</sub>                     | Hold time after CLK rises  | 10  |     | ns    |                       |
| t <sub>DLH</sub> (Data)            | Data Output Delay after L to H CLK                                     |     | 110 | ns    | C <sub>L</sub> = 15pF |
| t <sub>DHL</sub> (Data)            | Data Output Delay after H to L CLK                                     |     | 110 | ns    | C <sub>L</sub> = 15pF |
| t <sub>DLE</sub>                   | LE Delay after L to H CLK  | 50  |     | ns    |                       |
| t <sub>WLE</sub>                   | Width of LE Pulse  | 50  |     | ns    |                       |
| t <sub>SLE</sub>                   | LE Setup Time before L to H CLK  | 50  |     | ns    |                       |
| t <sub>ON</sub>                    | Delay from $\overline{\text{LE}}$ to $\text{HV}_{\text{OUT}}$ , L to H |     | 500 | ns    |                       |
| t <sub>OFF</sub>                   | Delay from $\overline{\text{LE}}$ to $\text{HV}_{\text{OUT}}$ , H to L |     | 500 | ns    |                       |

## **Recommended Operating Conditions**

| Symbol           | Parameter                      | Min                  | Мах      | Units | Comments |
|------------------|--------------------------------|----------------------|----------|-------|----------|
| V <sub>DD</sub>  | Logic Voltage Supply           | 4.5                  | 5.5      | V     |          |
| V <sub>PP</sub>  | High Voltage Supply            | 8.0                  | 80       | V     |          |
| V <sub>IH</sub>  | Input HIGH Voltage             | V <sub>DD</sub> -0.5 | $V_{DD}$ | V     |          |
| V <sub>IL</sub>  | Input LOW Voltage              | 0                    | 0.5      | V     |          |
| f <sub>CLK</sub> | Clock Frequency                | 0                    | 8        | MHz   |          |
| T <sub>A</sub>   | Operating free-air temperature | -40                  | +85      | °C    |          |

Notes:

Power-up sequence should be the following:

1. Connect ground.

2. Apply  $V_{DD}$ .

3. Set all inputs (Data, CLK, Enable, etc.) to a known state.

4. Apply V<sub>PP</sub>.

Power-down sequence should be the reverse of the above.

5. The  $V_{PP}$  should not drop below  $V_{DD}$  or float during operations.

# **Input and Output Equivalent Circuits**



# **Switching Waveforms**



## **Functional Block Diagram**



#### **Function Table**

|                           | Inputs |          |    |    |     | Outputs            |                     |          |  |
|---------------------------|--------|----------|----|----|-----|--------------------|---------------------|----------|--|
| Function                  | Data   | CLK      | LE | BL | POL | Shift Reg<br>1 232 | HV Outputs<br>1 232 | Data Out |  |
| All on                    | Х      | Х        | х  | L  | L   | * * * *            | Н НН                | *        |  |
| All off                   | Х      | Х        | Х  | L  | н   | * **               | L LL                | *        |  |
| Invert mode               | Х      | Х        | L  | н  | L   | * **               | * **                | *        |  |
| Load S/R                  | H or L | ſ        | L  | н  | н   | H or L **          | * * *               | *        |  |
| Load                      | Х      | H or L   | ſ  | Н  | Н   | * * *              | * * *               | *        |  |
| latches                   | Х      | H or L   | ↑  | Н  | L   | * * *              | * **                | *        |  |
| Transparent<br>latch mode | L      | <b>↑</b> | н  | н  | н   | L **               | L **                | *        |  |
| laten mode                | Н      | 1        | Н  | Н  | Н   | H **               | H **                | *        |  |

Notes:

H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.

\* = dependent on previous stage's state before the last CLK or last  $\overline{LE}$  high.

# **Pin Configurations**

# Package Outline

HV97 44 Pin J-Lead Package

| Pin | Function             | Pin | Function             |
|-----|----------------------|-----|----------------------|
| 1   | HV <sub>OUT</sub> 17 | 23  | GND                  |
| 2   | HV <sub>OUT</sub> 16 | 24  | V <sub>PP</sub>      |
| 3   | HV <sub>OUT</sub> 15 | 25  | V <sub>DD</sub>      |
| 4   | HV <sub>OUT</sub> 14 | 26  | Latch Enable         |
| 5   | HV <sub>OUT</sub> 13 | 27  | Data In              |
| 6   | HV <sub>OUT</sub> 12 | 28  | Blanking             |
| 7   | HV <sub>OUT</sub> 11 | 29  | NC                   |
| 8   | HV <sub>OUT</sub> 10 | 30  | HVout 32             |
| 9   | HV <sub>OUT</sub> 9  | 31  | HV <sub>OUT</sub> 31 |
| 10  | HV <sub>OUT</sub> 8  | 32  | HV <sub>OUT</sub> 30 |
| 11  | HV <sub>OUT</sub> 7  | 33  | HV <sub>OUT</sub> 29 |
| 12  | HV <sub>OUT</sub> 6  | 34  | HV <sub>OUT</sub> 28 |
| 13  | HV <sub>OUT</sub> 5  | 35  | HV <sub>OUT</sub> 27 |
| 14  | HV <sub>OUT</sub> 4  | 36  | HV <sub>OUT</sub> 26 |
| 15  | HV <sub>OUT</sub> 3  | 37  | HV <sub>OUT</sub> 25 |
| 16  | HV <sub>OUT</sub> 2  | 38  | HV <sub>OUT</sub> 24 |
| 17  | HV <sub>OUT</sub> 1  | 39  | HV <sub>OUT</sub> 23 |
| 18  | Data Out             | 40  | HV <sub>OUT</sub> 22 |
| 19  | NC                   | 41  | HV <sub>OUT</sub> 21 |
| 20  | NC                   | 42  | HV <sub>OUT</sub> 20 |
| 21  | Polarity             | 43  | HV <sub>OUT</sub> 19 |
| 22  | Clock                | 44  | HV <sub>OUT</sub> 18 |



44-pin J-Lead Package

#### HV98

44 Pin J-Lead Package

| Pin | Function             | Pin | Function             |
|-----|----------------------|-----|----------------------|
| 1   | HV <sub>OUT</sub> 16 | 23  | GND                  |
| 2   | HV <sub>OUT</sub> 17 | 24  | V <sub>PP</sub>      |
| 3   | HV <sub>OUT</sub> 18 | 25  | V <sub>DD</sub>      |
| 4   | HV <sub>OUT</sub> 19 | 26  | Latch Enable         |
| 5   | HV <sub>OUT</sub> 20 | 27  | Data In              |
| 6   | HV <sub>OUT</sub> 21 | 28  | Blanking             |
| 7   | HV <sub>OUT</sub> 22 | 29  | NC                   |
| 8   | HV <sub>OUT</sub> 23 | 30  | HV <sub>OUT</sub> 1  |
| 9   | HV <sub>OUT</sub> 24 | 31  | HV <sub>OUT</sub> 2  |
| 10  | HV <sub>OUT</sub> 25 | 32  | HV <sub>OUT</sub> 3  |
| 11  | HV <sub>OUT</sub> 26 | 33  | HV <sub>OUT</sub> 4  |
| 12  | HV <sub>OUT</sub> 27 | 34  | HV <sub>OUT</sub> 5  |
| 13  | HV <sub>OUT</sub> 28 | 35  | HV <sub>OUT</sub> 6  |
| 14  | HV <sub>OUT</sub> 29 | 36  | HV <sub>OUT</sub> 7  |
| 15  | HV <sub>OUT</sub> 30 | 37  | HV <sub>OUT</sub> 8  |
| 16  | HV <sub>OUT</sub> 31 | 38  | HV <sub>OUT</sub> 9  |
| 17  | HV <sub>OUT</sub> 32 | 39  | HV <sub>OUT</sub> 10 |
| 18  | Data Out             | 40  | HV <sub>OUT</sub> 11 |
| 19  | NC                   | 41  | HV <sub>OUT</sub> 12 |
| 20  | NC                   | 42  | HV <sub>OUT</sub> 13 |
| 21  | Polarity             | 43  | HV <sub>OUT</sub> 14 |
| 22  | Clock                | 44  | HV <sub>OUT</sub> 15 |



1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 • FAX: (408) 222-4895 www.supertex.com

02/06//02

©2002 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.