

Dual SPDT, CMOS Analog Switch

The IH5151 solid state analog switch is designed using an improved, high voltage CMOS technology.

Key performance advantages in the IH5151 are TTL compatibility and ultra low power operation. $r_{DS(ON)}$ switch resistance is typically in the 14 Ω to 18 Ω area, for signals in the -10V to +10V range. Quiescent current is less than 10 μ A. The IH5151 also guarantees Break-Before-Make switching which is logically accomplished by extending the t_{ON} time (200ns typical) such that it exceeds t_{OFF} time (120ns typical). This insures that an ON channel will be turned OFF before an OFF channel can turn ON. The need for external logic required to avoid channel to channel shorting during switching is thus eliminated.

Part Number Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.
IH5151MJE	-55 to 125	16 Ld CERDIP	F16.3

Pinout



Features

March 2000

• Low r _{DS(ON)}
+ Switches Greater than $20V_{\mbox{P-P}}$ Signals with $\pm 15V$ Supplies
• Quiescent Current (Max) 100µA
Break-Before-Make Switching
- t _{OFF}
TTL, CMOS Compatible
Complete Monolithic Construction
• Supply Range±5V to ±15V

IH5151

3133.3

File Number

Functional Diagram

SWITCH STATE SHOWN FOR LOGIC "1" INPUT



TRUTH TABLE

LOGIC	SWITCH 1, 2	SWITCH 3, 4		
0	Off	On		
1	On	Off		

Schematic Diagram

ONE SET OF SWITCHES SHOWN



Absolute Maximum Ratings

V+ to V
V+ to V _D
V _D to V
V_D to V_S
V _L to V <33V
V_L to V_{IN}
V _L
V _{IN}
Current (Any Terminal)

Operating Conditions

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (^o C/W)	θ_{JC} (°C/W)
CERDIP Package	75	18
Maximum Junction Temperature		
CERDIP Package		175 ⁰ C
Maximum Storage Temperature	65	5°C to 150°C
Maximum Lead Temperature (Soldering 1	0s)	300 ⁰ C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications V + = +15V, V - = -15V, $V_L = +5V$

PER CHANNEL PARAMETER		(NOTES 3, 5	5)	UNITS
	TEST CONDITIONS	-55 ⁰ C	25 ⁰ C	125 ⁰ C	
DYNAMIC CHARACTERISTICS					
Turn ON Time, t _{ON}	$R_L = 1k\Omega$, $V_{ANALOG} = -10V$	-	-	500	ns
Turn OFF Time, t _{OFF}	to +10V; (Figure 6, Note 4)	-	-	250	ns
Charge Injection, Q	Figure 5	-	10 (Typ)	-	mV
OFF Isolation, OIRR	$ \begin{array}{l} f=1MHz,R_L=100\Omega,\\ C_L\leq 5pF~(Figure~3) \end{array} $	-	54 (Typ)	-	dB
Crosstalk, CCRR	Figure 2	-	-54 (Typ)	-	dB
DIGITAL INPUT CHARACTERISTICS					
Input Logic Current, I _{IN(ON)}	V _{IN} = 2.4V (Note 2)	±1	±1	±10	μΑ
Input Logic Current, I _{IN(OFF)}	V _{IN} = 0.8V (Note 2)	±1	±1	±10	μA
ANALOG SWITCH CHARACTERISTICS					
Drain-Source ON Resistance, r _{DS(ON)}	$V_{D} = \pm 10V, I_{S} = -10mA$	25	25	50	Ω
Channel-to-Channel $r_{DS(ON)}$ Match, $\Delta r_{DS(ON)}$		-	10 (Тур)	-	Ω
Minimum Analog Signal Handling Capability, VANALOG		-	±14 (Typ)	-	V
Switch OFF Leakage Current, ID(OFF), IS(OFF)	V _{ANALOG} = -10V to +10V	-	±1.0	100	nA
Switch ON Leakage Current, ID(ON)+IS(ON)	$V_{\rm D} = V_{\rm S} = -10V \text{ to } +10V$	-	±1.0	100	nA
POWER SUPPLY CHARACTERISTICS					
+ Power Supply Quiescent Current, I+		10	10	100	μΑ
- Power Supply Quiescent Current, I-		10	10	100	μΑ
+5V Supply Quiescent Current, IL		10	10	100	μΑ
Ground Quiescent Current, IGND		10	10	100	μA

NOTES:

2. Some channels are turned on by high (1) logic inputs and other channels are turned on by low (0) inputs; however 0.8V to 2.4V describes the minimum range for switching properly. Refer to logic diagrams to find logical value of logic input required to produce ON or OFF state.

3. Typical values are for design aid only, not guaranteed or production tested.

4. For IH5151 devices, channels which are off for logic input ≥ 2.4V (Pins 3 and 4, 5 and 6) have slower t_{ON} time, than channels on Pins 1, 16 and 8, 9. This is done so switch will maintain break-before-make action when connected in DT configuration, i.e., Pin 1 connected in Pin 3.

5. Min or Max value, unless otherwise specified.

3

Test Circuits and Waveforms















4





FIGURE 3. OFF ISOLATION

<u>intersil</u>







FIGURE 4B. LOGIC INPUT WAVEFORM

ton

tOFF



V_{OUT} A



FIGURE 5. CHARGE INJECTION TEST CIRCUIT



MEASUREMENT POINTS

Typical Applications

Nulling Out Charge Injection

Charge injection (Q_{INJ} on spec. sheet) is caused by gate to drain, or gate to source capacitance of the output switch MOSFETs. The gates of these MOSFETs typically swing from -15V to +15V as a rapidly changing pulse; thus this $30V_{P-P}$ pulse is coupled through gate capacitance to output load capacitance, and the output "step" is a voltage divider from this combination. For example:

Qinject
$$(V_{P-P}) \cong \frac{C_{GATE}}{C_{LOAD}} \times 30V$$
 step.

i.e.,

$$\begin{split} &C_{GATE} = 1.5 p \text{F}, \ C_{LOAD} = 1000 \text{p} \text{F}, \ \text{then} \\ &\text{Qinject} \ (\text{V}_{\text{P-P}}) = \frac{1.5 \text{p} \text{F}}{1000 \text{p} \text{F}} \times 30 \text{V} \ \text{step} = 45 \text{m} \text{V}_{\text{P-P}} \end{split}$$

Thus if you are using a switch in a Sample and Hold application with $C_{SAMPLE} = 1000$ pF, a 45 mV_{P-P} "Sample-to-Hold Error Step" will occur.

To null this error step out to zero the circuit in Figure 7 can be used.





The circuit in Figure 7 nulls out charge injection effects on switch pins 1 and 16; a similar circuit would be required on switch pins 8 and 9.

Simply adjust the pot until $V_{OUT} = 0mV_{P-P}$ pulse, with $V_{ANALOG} = 0V$.

If you do not desire to do any adjusting, but wish the least amount of charge injection possible, then the circuit in Figure 8 should be used.



COMPENSATION CIRCUIT

This configuration will produce a typical charge injection of $V_{OUT} \pm 10 m V_{P-P}$ into the 1000pF S & H capacitor shown.



FIGURE 9. ADDING DIODES PROTECTS SWITCH



FIGURE 11. FAULT CONDITION WITHOUT PROTECTION DIODES

6

Fault Condition Protection

If your system has analog voltage levels which are independent of the \pm 15V (Power Supplies), and these analog levels can be present when supplies are shut off, you should add fault protection diodes as shown in Figure 9.

If the analog input levels are below $\pm 15V$, the PN junctions of Q_{13} and Q_{15} are reversed biased. However if the $\pm 15V$ supplies are shut off and analog levels are still present, the configuration becomes as shown in Figure 10.

The need for the diodes in this circumstance is shown in Figure 11. If ANALOG INPUT is greater than 1V, then the PN junction of Q_{15} is forward biased and excessive current will be drawn. The addition of 1N914 diodes prevents the fault currents from destroying the switch. A similar event would occur if ANALOG INPUT was less than or equal to -1V, wherein Q_{13} would become forward biased. The 1N914 diodes form a "back to back" diode arrangement with Q_{13} and Q_{15} bodies.

This structure provides a degree of overvoltage protection when supplies are on normally, and analog input level exceeds supplies.

This circuit will switch up to about $\pm 8V$ ANALOG overvoltages. Beyond this drain (N) to body (P) breakdown VOLTAGE of Q₁₃ limits overvoltage protection.



FIGURE 10. SWITCH WITHOUT PROTECTION DIODES



FIGURE 12. FAULT CONDITION WITH PROTECTION DIODES

Die Characteristics

DIE DIMENSIONS:

2515µm x 3074µm

METALLIZATION:

Type: Al Thickness: 10kÅ ±1kÅ

Metallization Mask Layout

PASSIVATION:

Type: PSG Over Nitride PSG Thickness: 7kÅ ±1.4kÅ Nitride Thickness: 8kÅ ±1.2kÅ

WORST CASE CURRENT DENSITY:

9.1 x 10⁴ A/cm²



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

