SONY



7926-pixel CCD Linear Image Sensor (B/W)

Description

The ILX508A is a reduction type CCD linear sensor developed for high resolution copiers. This sensor reads A3-size documents at a density of 600 DPI (Dot Per Inch). A built-in timing generator and clock-drivers ensure direct drive at 5V logic for easy use. In addition reset pulse can switch between internal generation and external input.

Features

- Number of effective pixels: 7926 pixels
- Pixel size: $7\mu m \times 7\mu m$ (7 μm pitch)
- Built-in timing generator and clock-drivers
- Ultra high sensitivity
- Ultra low lag/low dark voltage
- Output method
- Maximum operating frequency: 12.5MHz

Absolute Maximum Ratings



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.







-2-

ILX508A

Pin Description

Pin No.	Symbol	Description
1	Vgg	Output circuit gate bias
2	GND	GND
3	Vdd1	9V power supply
4	Vout	Signal output
5	GND	GND
6	 \$ROG	Clock pulse
7	Vdd2	5V power supply
8	Vdd2	5V power supply
9	RSSW*	RS pulse external, internal selection (External RS \rightarrow VDD1, Internal RS \rightarrow GND)
10	T1	Test pin (5V)
11	GND	GND
12	NC	NC
13	NC	NC
14	T2	Test pin (GND)
15	Т3	Test pin (5V)
16	T4	Test pin (GND)
17	GND	GND
18	Vdd2	5V power supply
19	GND	GND
20	Vdd1	9V power supply
21	Vdd1	9V power supply
22	RS/SH*	Clock pulse or S/H switch
23	Vdd1	9V power supply
24	φCLK	Clock pulse

* Output mode is changeable as follows.

22pin 9pin	GND	Vdd1	φRS
GND	Internal RS without S/H	Internal RS with S/H	_
VDD1	_		External RS without S/H

Recommended Voltage

Item	Min.	Тур.	Max.	Unit
Vdd1	8.5	9.0	9.5	V
Vdd2	4.75	5.0	5.25	V

Note) Rules for raising and lowering power supply voltage.

To raise power supply voltage, first raise V_{DD1} (9V) and then V_{DD2} (5V).

To lower voltage, first lower VDD2 (5V) and then VDD1 (9V).

Clock Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit
Input capacity of ϕ CLK	C¢CLK	_	10	_	pF
Input capacity of ϕ ROG	CøROG	—	10	—	pF
Input capacity of RS/SH	C RS/SH	—	10	—	pF
φCLK frequency	føCLK	—	1	12.5	MHz
<pre></pre>	føRS	—	1	12.5	MHz

Electrooptical Characteristics^{*1}

 $(Ta = 25^{\circ}C, V_{DD1} = 9V, V_{DD2} = 5V, Light source = 3200K, \phi CLK = 1MHz, Internal \phi RS mode without S/H, IR cut filter, CM-500S (t = 1.0mm))$

ILX508A

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Sensitivity1	R1	7.5	10.8	13.9	V/(lx · s)	*2
Sensitivity2	R2	—	24.6	_	V/(lx · s)	*3
Sensitivity nonuniformity	PRNU	_	5	12.5	%	*4
Saturation output voltage	VSAT	1.0	1.5	_	V	*5
Saturation exposure	SE	0.072	0.139	_	lx · s	*6
Even and odd black level DC difference	ΔV		1.0	10.0	mV	*7
Dark voltage average	Vdrk	—	0.3	2	mV	*8
Dark signal nonuniformity	DSNU	—	0.6	5	mV	*9
Image lag	IL	—	0.02	_	%	*10
9V supply current	IVDD1	_	16	32	mA	_
5V supply current	IVDD2	—	5	16	mA	_
Total transfer efficiency	TTE	90	97	_	%	_
Output impedance	Zo	—	600	_	Ω	_
Offset level	Vos	—	3.0	_	V	*11
Dynamic range	DR	500	5000	_	_	*12

^{*1} In accorcance with the given electrooptical characteristics, the even black level is defined as the mean value of D8, D10, D12, D14, and D16.

*2 For the sensitivity test light is applied with a uniform intensity of illumination.

*3 W lamp (2854K).

^{*4} PRNU is defined as indicated below. Ray incidence conditions are the same as for ^{*2}.

$$\mathsf{PRNU} = \frac{(\mathsf{V}_{\mathsf{MAX}} - \mathsf{V}_{\mathsf{MIN}})/2}{\mathsf{V}_{\mathsf{AVE}}} \times 100 \,[\%]$$

Where the 7926 pixels are divided into blocks of 102, even and odd pixels, respectively (Even and odd last blocks are 87.) The maximum output of each block is set to VMAX, the minimum output to VMIN and the average output to VAVE.

- *5 Use below the minimum value of the saturation output voltage.
- *6 Saturation exposure is defined as follows.

$$SE = \frac{V_{SAT}}{R1}$$

- ^{*7} Indicates the DC difference in value between odd black level and even black level.
- *8 optical signal accumulated time τ int stands at 10ms.
- *9 The difference between the maximum and mean values of the dark output voltage is calculated for even and odd respectively. The larger value is defined as the dark signal nonuniformity.

Optical signal accumulated time τ int stands at 10ms.

*10 VOUT = 500mV (Typ.)

*11 Vos is defined as indicated below.



*12 Dynamic range is defined as follows.

$$\mathsf{DR} = \frac{\mathsf{V}_{\mathsf{SAT}}}{\mathsf{V}_{\mathsf{DRK}}}$$

When the optical signal accumulated time is shorter, the dynamic range gets wider because the optical signal accumulated time is in proportion to the dark voltage.



Application Circuit (External ϕRS)



Clock Timing Diagram (External *b*RS)

Clock pulse Waveform Conditions

$\varphi \text{CLK}, \varphi \text{ROG}$ pulse related



Internal *QRS* mode



External ϕ RS mode



Item	Symbol	Min.	Тур.	Max.	Unit	
φROG, φCLK pulse timing		t1	200	300	_	ns
<pre></pre>		t3	1200	1500	_	ns
		t2	1200	1500	_	ns
<pre></pre>		t4	40	500*1	—	ns
<pre></pre>		t5	40	500*1	—	ns
<pre></pre>		t6	25	100*1	—	ns
φCLK, φRS pulse timing		t7	60	550 ^{*1}	10 + t4 + t5	ns
Input clock pulse rise/fall time		t8, t9	—	5	10	ns
	High level	V¢CLK, V¢ROG	4.5	5.0	5.5	V
Input clock pulse voltage	Low level	VøRS	0	_	0.5	V
	Internal <i>q</i> RS	t10	—	95	_	ns
Signal output dolay time		t11	_	70	_	ns
Signal output delay time	Extornal dPS	t12	_	45	_	ns
	External <i>q</i> RS	t13	_	60	_	ns

 $^{\ast}{}^{1}\,$ The frequency of ϕCLK is 1MHz.

Output voltage rate

10

 τ int – integration time [ms]





- 11 -

Ta – Ambient temperature [°C]



Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates use boxes treated for the prevention of static charges.
- Regulation for raising and lowering the power supply voltage. When raising the supply voltage, first raise VDD1 (9V) and then VDD2 (5V). Similarly, lower VDD2 (5V) first and then VDD1 (9V).
- 3) Soldering
 - a) Make sure the package temperature does not exceed 80°C.
 - b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less then 2 seconds. For repairs and remount, cool sufficienty.
 - c) To dismount an imaging device do not use a solder suction equipment.
 When using an electric desoldering tool, ground the controller. For the control system, use a zero cross type.
- 4) Dust and dirt protection
 - a) Operate in clean environments.
 - b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface blow it off with an air blow. (For dirt stuck through static electricity ionized air is recommended.)
 - c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
 - d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- 5) Exposure to high temperatures or humity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to mechanical shocks.







The thickness of the cover glass is 0.8mm, and the refractive index is 1.5.

сi

Ceramic	GOLD PLATING	42ALLOY	5.8g	
PACKAGE MATERIAL	LEAD TREATMENT	LEAD MATERIAL	PACKAGE WEIGHT	