

## SINGLE CHANNEL DRIVER

### Features

- Floating channel designed for bootstrap operation
- Fully operational to +600V
- Tolerant to negative transient voltage
- dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- CMOS Schmitt-triggered inputs with pull-down
- Output in phase with input


### Product Summary

<b>V<sub>OFFSET</sub></b>	<b>600V max.</b>
<b>I<sub>O+/-</sub></b>	<b>200 mA / 420 mA</b>
<b>V<sub>OUT</sub></b>	<b>10 - 20V</b>
<b>t<sub>on/off</sub> (typ.)</b>	<b>125 &amp; 105 ns</b>


### Description

The IR2117 is a high voltage, high speed power MOSFET and IGBT driver. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS outputs. The output driver features a high pulse current buffer stage designed for minimum cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high or low side configuration which operates up to 600 volts.

### Packages



### Typical Connection



## Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions. Additional information is shown in Figures 5 through 8.

Symbol	Parameter Definition	Value		
		Min.	Max.	Units
$V_B$	High Side Floating Supply Voltage	-0.3	625	V
$V_S$	High Side Floating Supply Offset Voltage	$V_B - 25$	$V_B + 0.3$	
$V_{HO}$	High Side Floating Output Voltage	$V_S - 0.3$	$V_B + 0.3$	
$V_{CC}$	Logic Supply Voltage	-0.3	25	
$V_{IN}$	Logic Input Voltage	-0.3	$V_{CC} + 0.3$	
$dV_S/dt$	Allowable Offset Supply Voltage Transient (Figure 2)	—	50	V/ns
$P_D$	Package Power Dissipation @ $T_A \leq +25^\circ\text{C}$ (8 Lead DIP)	—	1.0	W
	(8 Lead SOIC)	—	0.625	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (8 Lead DIP)	—	125	°C/W
	(8 Lead SOIC)	—	200	
$T_J$	Junction Temperature	—	150	
$T_S$	Storage Temperature	-55	150	
$T_L$	Lead Temperature (Soldering, 10 seconds)	—	300	°C

## Recommended Operating Conditions

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The  $V_S$  offset rating is tested with all supplies biased at 15V differential.

Symbol	Parameter Definition	Value		
		Min.	Max.	Units
$V_B$	High Side Floating Supply Absolute Voltage	$V_S + 10$	$V_S + 20$	V
$V_S$	High Side Floating Supply Offset Voltage	Note 1	600	
$V_{HO}$	High Side Floating Output Voltage	$V_S$	$V_B$	
$V_{CC}$	Logic Supply Voltage	10	20	
$V_{IN}$	Logic Input Voltage	0	$V_{CC}$	
$T_A$	Ambient Temperature	-40	125	°C

Note 1: Logic operational for  $V_S$  of -5 to +600V. Logic state held for  $V_S$  of -5V to  $-V_{BS}$ .

## Dynamic Electrical Characteristics

$V_{BIAS}$  ( $V_{CC}, V_{BS}$ ) = 15V,  $C_L = 1000 \text{ pF}$  and  $T_A = 25^\circ\text{C}$  unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3.


Symbol	Parameter Definition	Value			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{on}$	Turn-On Propagation Delay	—	125	200	ns	$V_S = 0\text{V}$
$t_{off}$	Turn-Off Propagation Delay	—	105	180		$V_S = 600\text{V}$
$t_r$	Turn-On Rise Time	—	80	130		
$t_f$	Turn-Off Fall Time	—	40	65		

## Static Electrical Characteristics

$V_{BIAS}$  ( $V_{CC}, V_{BS}$ ) = 15V and  $T_A = 25^\circ\text{C}$  unless otherwise specified. The  $V_{IN}$ ,  $V_{TH}$  and  $I_{IN}$  parameters are referenced to COM. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Parameter Definition	Value			Units	Test Conditions
		Min.	Typ.	Max.		
$V_{IH}$	Logic "1" Input Voltage	6.4	—	—	V	$V_{CC} = 10\text{V}$
		9.5	—	—		$V_{CC} = 15\text{V}$
		12.6	—	—		$V_{CC} = 20\text{V}$
$V_{IL}$	Logic "0" Input Voltage	—	—	3.8	V	$V_{CC} = 10\text{V}$
		—	—	6.0		$V_{CC} = 15\text{V}$
		—	—	8.3		$V_{CC} = 20\text{V}$
$V_{OH}$	High Level Output Voltage, $V_{BIAS} - V_O$	—	—	100	mV	$I_O = 0\text{A}$
$V_{OL}$	Low Level Output Voltage, $V_O$	—	—	100		$I_O = 0\text{A}$
$I_{LK}$	Offset Supply Leakage Current	—	—	50	μA	$V_B = V_S = 600\text{V}$
$I_{QBS}$	Quiescent $V_{BS}$ Supply Current	—	50	240		$V_{IN} = 0\text{V}$ or $V_{CC}$
$I_{QCC}$	Quiescent $V_{CC}$ Supply Current	—	70	340		$V_{IN} = 0\text{V}$ or $V_{CC}$
$I_{IN+}$	Logic "1" Input Bias Current	—	20	40		$V_{IN} = V_{CC}$
$I_{IN-}$	Logic "0" Input Bias Current	—	—	1.0		$V_{IN} = 0\text{V}$
$V_{BSUV+}$	$V_{BS}$ Supply Undervoltage Positive Going Threshold	7.6	8.6	9.6	V	
$V_{BSUV-}$	$V_{BS}$ Supply Undervoltage Negative Going Threshold	7.2	8.2	9.2		
$V_{CCUV+}$	$V_{CC}$ Supply Undervoltage Positive Going Threshold	7.6	8.6	9.6		
$V_{CCUV-}$	$V_{CC}$ Supply Undervoltage Negative Going Threshold	7.2	8.2	9.2		
$I_{O+}$	Output High Short Circuit Pulsed Current	200	250	—	mA	$V_O = 0\text{V}, V_{IN} = V_{CC}$ $PW \leq 10 \mu\text{s}$
$I_{O-}$	Output Low Short Circuit Pulsed Current	420	500	—		$V_O = 15\text{V}, V_{IN} = 0\text{V}$ $PW \leq 10 \mu\text{s}$


## Functional Block Diagram




## Lead Definitions

Lead Symbol	Description
V <sub>CC</sub>	Logic and gate drive supply
IN	Logic input for gate driver output (HO), in phase with HO
COM	Logic ground
V <sub>B</sub>	High side floating supply
HO	High side gate drive output
V <sub>S</sub>	High side floating supply return

## Lead Assignments



## Device Information

Process & Design Rule	HVDCMOS 4.0 $\mu\text{m}$	
Transistor Count	114	
Die Size	70 X 77 X 26 (mil)	
Die Outline		
Thickness of Gate Oxide	800 $\text{\AA}$	
Connections	Material	Poly Silicon
First Layer	Width	4 $\mu\text{m}$
Layer	Spacing	6 $\mu\text{m}$
	Thickness	5000 $\text{\AA}$
Second Layer	Material	Al - Si (Si: 1.0% $\pm 0.1\%$ )
Layer	Width	6 $\mu\text{m}$
	Spacing	9 $\mu\text{m}$
	Thickness	20,000 $\text{\AA}$
Contact Hole Dimension	8 $\mu\text{m}$ X 8 $\mu\text{m}$	
Insulation Layer	Material	PSG ( $\text{SiO}_2$ )
	Thickness	1.5 $\mu\text{m}$
Passivation	Material	PSG ( $\text{SiO}_2$ )
	Thickness	1.5 $\mu\text{m}$
Method of Saw	Full Cut	
Method of Die Bond	Ablebond 84 - 1	
Wire Bond	Method	Thermo Sonic
	Material	Au (1.0 mil / 1.3 mil)
Leadframe	Material	Cu
	Die Area	Ag
	Lead Plating	Pb : Sn (37 : 63)
Package	Types	8 Lead PDIP / SO-8
	Materials	EME6300 / MP150 / MP190
Remarks:		




Figure 1. Input/Output Timing Diagram




Figure 2. Floating Supply Voltage Transient Test Circuit




Figure 3. Switching Time Test Circuit







Figure 4. Switching Time Waveform Definition




**Figure 5. IR2117 TJ vs. Frequency (IRFBC20)**  
 $R_{GATE} = 33\Omega, V_{CC} = 15V$



**Figure 6. IR2117 TJ vs. Frequency (IRFBC30)**  
 $R_{GATE} = 22\Omega, V_{CC} = 15V$



**Figure 7. IR2117 TJ vs. Frequency (IRFBC40)**  
 $R_{GATE} = 15\Omega, V_{CC} = 15V$



**Figure 8. IR2117 TJ vs. Frequency (IRFPE50)**  
 $R_{GATE} = 10\Omega, V_{CC} = 15V$