

IRU1206 / IRU1207 / IRU1208 / IRU1209

1A VERY LOW DROPOUT POSITIVE FIXED AND ADJUSTABLE REGULATORS

FEATURES

- Low Dropout Voltage (500mV at 1A)
- 1% Voltage Reference Accuracy
- Low Ground Current
- 1 μ A Maximum Quiescent Current in Shutdown (IRU1207, IRU1208)
- Fast Transient Response
- Current Limit and Thermal Shutdown
- Error Flag Signal for Output out of Regulation (IRU1207, IRU1208)

APPLICATIONS

- 2.5V Supply from 3.3V Input for the new generation of Logic ICs
- Computer Mother Board, Add-On Cards
- High Efficiency Post Regulator in Switch Mode Power Supply (SMPS)

DESCRIPTION

The IRU1206 family of devices are ultra low dropout 1A regulators using PNP transistor as the pass element. These products are ideal when a single input supply is only available and the dropout voltage is less than 1V, exceeding the minimum dropout characteristics of NPN/PNP hybrid regulators. One common application of these regulators is where input is 3.3V and a 2.5V output is needed.

Besides the low dropout of less than 0.5V, other features of the family of the parts are: micro-power shutdown capability and output UVLO detection where Flag pin is switched low when output is below 5% of its nominal point.

TYPICAL APPLICATION




Figure 1 - Typical application of the 1206-XX in a 3-Pin SOT-223 package.






PACKAGE ORDER INFORMATION

T _J (°C)	2-PIN TO-252 (D-PAK)	3-PIN SOT-223 (Y)	8-PIN PLASTIC SOIC (S)	VOLTAGE	PIN FUNCTIONS
0 To 125	IRU1206-18CD	IRU1206-18CY	NA	1.8V	V _{IN} , V _{OUT} , Gnd
0 To 125	IRU1206-25CD	IRU1206-25CY	NA	2.5V	V _{IN} , V _{OUT} , Gnd
0 To 125	IRU1206-33CD	IRU1206-33CY	NA	3.3V	V _{IN} , V _{OUT} , Gnd
0 To 125	NA	NA	IRU1207-18CS	1.8V	V _{IN} , V _{OUT} , Gnd, Enable, Flag
0 To 125	NA	NA	IRU1207-25CS	2.5V	V _{IN} , V _{OUT} , Gnd, Enable, Flag
0 To 125	NA	NA	IRU1207-33CS	3.3V	V _{IN} , V _{OUT} , Gnd, Enable, Flag
0 To 125	NA	NA	IRU1208CS	Adj	V _{IN} , V _{OUT} , Gnd, Flag, Adj
0 To 125	NA	NA	IRU1209CS	Adj	V _{IN} , V _{OUT} , Gnd, Enable, Adj

ABSOLUTE MAXIMUM RATINGS

Input Voltage (V_{IN})	12V
Enable Input Voltage	12V
Storage Temperature Range	-65°C To 150°C
Operating Junction Temperature Range	0°C To 135°C

PACKAGE INFORMATION

2-PIN PLASTIC TO-252 (D-Pak)	3-PIN PLASTIC SOT-223 (Y)
 <p>IRU1206 FRONTVIEW Tab is Gnd</p> <p>3 VOUT 1 VIN</p> <p>$\theta_{JA}=70^\circ\text{C/W}$ for 0.5" Sq pad</p>	 <p>IRU1206 TOP VIEW Tab is Gnd</p> <p>3 VOUT 2 Gnd 1 VIN</p> <p>$\theta_{JA}=90^\circ\text{C/W}$ for 0.4" Sq pad</p>
8-PIN PLASTIC SOIC (S)	
 <p>IRU1207 TOP VIEW Enable 1 VIN 2 VOUT 3 Flag 4 8 Gnd 7 Gnd 6 Gnd 5 Gnd</p> <p>$\theta_{JA}=55^\circ\text{C/W}$ for 1" Sq pad</p>	 <p>IRU1208 TOP VIEW Flag 1 VIN 2 VOUT 3 Adj 4 8 Gnd 7 Gnd 6 Gnd 5 Gnd</p> <p>$\theta_{JA}=55^\circ\text{C/W}$ for 1" Sq pad</p>
	 <p>IRU1209 TOP VIEW Enable 1 VIN 2 VOUT 3 Adj 4 8 Gnd 7 Gnd 6 Gnd 5 Gnd</p> <p>$\theta_{JA}=55^\circ\text{C/W}$ for 1" Sq pad</p>

ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over $C_{IN}=C_{OUT}=10\mu\text{F}$, $V_{IN}=Vo+1\text{V}$, $V_{OUT}=V_{FB}$ (For adjustable version only), and $T_A=25^\circ\text{C}$. Typical values refer to $T_A=25^\circ\text{C}$. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
Initial Voltage Accuracy (see Table 1 for nominal values)	Vo	$Io=10\text{mA}$, $T_A=25^\circ\text{C}$ (Note 4)	-1 -1.3		1 1.3	%
Line Regulation	ΔV_I	$Vo + 1\text{V} < V_{IN} < 12$		0.5	1	%
Load Regulation (Note 1)	ΔV_L	$10\text{mA} < Io < 1\text{A}$ $1\text{mA} < Io < 150\text{mA}$		0.5	0.7 0.5	%
Output Voltage Temp Coef.	$\Delta V_{O(T)}$			20	100	$\text{ppm}/^\circ\text{C}$
Dropout Voltage (Note 2)	$\Delta V_{I(O)}$	$Io=100\text{mA}$ (Note 4) $Io=500\text{mA}$ (Note 4) $Io=1000\text{mA}$ (Note 4)		100 300 500	200 400 650	mV
Ground Current (Note 3)	I_Q	$V_{IN}=Vo + 1$ for all conditions: $Io=100\text{mA}$ (Note 4) $Io=500\text{mA}$ (Note 4) $Io=1000\text{mA}$ (Note 4)			3 15 50	mA
Current Limit	I_{CL}	$Vo=5\%$ Below Regulation Point	1.1	1.4		A
Minimum Input Voltage	$V_{IN(\min)}$			2.1	2.3	V
IRU1208, IRU1209						
Adjust Pin Current	I_{ADJ}	$V_{IN}=2.5\text{V}$, $Vo=V_{ADJ}$ (Note 4)			0.1	μA
Minimum Load Current	$I_o(\min)$		1			mA

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
IRU1207, IRU1209						
Ground Current - SD Activated	$I_{Q(SD)}$	Enable=Open		0.01	1	μA
Enable Pin Input LO Voltage	$V_{EN(L)}$	Regulator OFF (Note 4)			0.8	V
Enable Pin Input HI Voltage	$V_{EN(L)}$	Regulator ON (Note 4)	2			V
Enable Pin Input LO Current		$V_{EN(L)}=0V$ to 0.8V (Note 4)		0.1	2	μA
Enable Pin Input HI Current		$V_{EN(L)}=2V$ to V_{IN} (Note 4)		100	600	μA
IRU1207, IRU1208						
Flag Output Threshold Voltage	$V_{TH(FG)}$			5		% V_{O}
Flag Output Hysteresis Voltage	V_{HYS}	Output Ramping Up		0.8		% V_{O}
Flag Output Saturation Voltage	$V_{F(SAT)}$	$I_O=5mA$ $I_O=500\mu A$		400		mV
				230		

Note 1: Low duty cycle pulse testing with Kelvin connections is required in order to maintain accurate data.

Note 2: Dropout voltage is defined as the minimum differential voltage between V_{IN} and V_{OUT} required to maintain regulation at V_{OUT} . It is measured when the output voltage drops 1% below its nominal value.

Note 3: Ground current is the regulator quiescent current plus the pass transistor current. The total current from the supply is the sum of the load current plus the ground pin current.

Note 4: The specification applies for the junction temperature of 0 to +125°C.

PIN DESCRIPTIONS

PIN SYMBOL	PIN DESCRIPTION
V_{IN} (All devices)	The input pin of the regulator. Typically a large storage capacitor is connected from this pin to ground to insure that the input voltage does not sag below the minimum drop out voltage during the load transient response. This pin must always be 0.6V higher than V_{OUT} in order for the device to regulate properly.
V_{OUT} (All devices)	The output of the regulator. A minimum of 2.2 μF capacitor must be connected from this pin to ground.
Gnd (All devices)	Ground pin. This pin must be connected to the lowest potential in the system and all other pins must be at higher potential with respect to this pin.
Enable (IRU1207, IRU1209)	Enable pin. A low signal or left open on this pin shuts down the output. This pin must be tied HI or to V_{IN} for normal operation.
Flag (IRU1207, IRU1208)	An open collector output that switches low when the output voltage drops about 4% below its expected regulated voltage.
Adj (IRU1208, IRU1209)	A resistor divider from this pin to the V_{OUT} pin and ground sets the output voltage.

APPLICATION INFORMATION

Stability

The IRU120X series of regulators require the use of an output capacitor as part of the frequency compensation in order to make the regulator stable. A minimum of 2.2 μF capacitance and the ESR in the range of 0.5 to 2 Ω insures the stability of the system.

Part Number	Output Voltage
IRU1206-18	1.8V
IRU1206-25	2.5V
IRU1206-33	3.3V
IRU1207-18	1.8V
IRU1207-25	2.5V
IRU1207-33	3.3V
IRU1208	1.24V
IRU1209	1.24V

Table 1 - Output voltage vs. part number.

TYPICAL APPLICATION




Figure 2 - Typical application of IRU1206.

Ref Desig	Description	Qty	Part #	Manuf
C1	Capacitor	1	10μF, Tantalum	AVX
C2	Capacitor	1	10μF, Tantalum	AVX




Figure 3 - Typical application of IRU1207.

Ref Desig	Description	Qty	Part #	Manuf
C1	Capacitor	1	10μF, Tantalum	AVX
C2	Capacitor	1	10μF, Tantalum	AVX
R1	Resistor	1	10KΩ, 5%	Panasonic

TYPICAL APPLICATION




Figure 4 - Typical application of IRU1208 in 3.3V to 2.5V regulator.

Ref Desig	Description	Qty	Part #	Manuf
C1	Capacitor	1	10 μ F, Tantalum	AVX
C2	Capacitor	1	10 μ F, Tantalum	AVX
R1	Resistor	1	127 Ω , 1%	
R2	Resistor	1	124 Ω , 1%	
R3	Resistor	1	10K Ω , 5%	

TYPICAL APPLICATION




Figure 5 - Typical application of IRU1209 in 3.3V to 2.5V regulator.

Ref Desig	Description	Qty	Part #	Manuf
C1	Capacitor	1	10µF, Tantalum	AVX
C2	Capacitor	1	10µF, Tantalum	AVX
R1	Resistor	1	127Ω, 1%	
R2	Resistor	1	124Ω, 1%	

CHARACTERISTICS




Figure 6




Figure 7

CHARACTERISTICS




Figure 8




Figure 9





Figure 10

 International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information
Data and specifications subject to change without notice. 02/01


**(D) TO-252 Package
 2-Pin**



SYMBOL	MIN	MAX
A	6.477	6.731
B	5.004	5.207
C	0.686	0.838
D	7.417	8.179
E	9.703	10.084
F	0.635	0.889
G	2.286 BSC	
H	4.521	4.623
J	$\varnothing 1.52$	$\varnothing 1.62$
K	2.184	2.388
L	0.762	0.864
M	1.016	1.118
N	5.969	6.223
O	1.016	1.118
P	0	0.102
Q	0.534	0.686
R	R0.31 TYP	
R1	R0.51 TYP	
S	0.428	0.588

NOTE: ALL MEASUREMENTS
 ARE IN MILLIMETERS.


(S) SOIC Package
8-Pin Surface Mount, Narrow Body



8-PIN		
SYMBOL	MIN	MAX
A	4.80	4.98
B	1.27 BSC	
C	0.53 REF	
D	0.36	0.46
E	3.81	3.99
F	1.52	1.72
G	0.10	0.25
H	7° BSC	
I	0.19	0.25
J	5.80	6.20
K	0°	8°
L	0.41	1.27
T	1.37	1.57



NOTE: ALL MEASUREMENTS ARE IN MILLIMETERS.

**(Y) SOT-223 Package
 3-Pin**




SYMBOL	MIN	MAX
A	1.498	1.702
A1	0.02	0.11
B	2.895	3.15
B1	0.637	0.85
C	0.239	0.381
D	6.299	6.706
E	3.30	3.708
e	2.209	2.953
e1	4.496	4.699
H	6.70	7.30
Q	0°	10°
Q1	7°	16°
Q2	7°	16°
S	0.838	1.05
T	1.092	1.30

NOTE: ALL MEASUREMENTS
 ARE IN MILLIMETERS.




PACKAGE SHIPMENT METHOD


PKG DESIG	PACKAGE DESCRIPTION	PIN COUNT	PARTS PER TUBE	PARTS PER REEL	T & R Orientation
D	TO-252, (D-Pak)	2	75	2500	Fig A
S	SOIC, Narrow Body	8	95	2500	Fig B
Y	SOT-223	3	80	2500	Fig C



Feed Direction
Figure A



Feed Direction
Figure B



Feed Direction
Figure C

 International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information
Data and specifications subject to change without notice. 02/01