

Data Sheet February 2003 FN6022.5

Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches

The Intersil ISL5120–ISL5123 devices are precision, bidirectional, dual analog switches designed to operate from a single +2.7V to +12V supply. Targeted applications include battery powered equipment that benefit from the devices' low power consumption ($5\mu W$), low leakage currents (100pA max), and fast switching speeds (t_{ON} = 28ns, t_{OFF} = 20ns). Cell phones, for example, often face ASIC functionality limitations. The number of analog input or GPIO pins may be limited and digital geometries are not well suited to analog switch performance. This family of parts may be used to "mux-in" additional functionality while reducing ASIC design risk. Some of the smallest packages are available, alleviating board space limitations, and making Intersil's newest line of low-voltage switches an ideal solution.

The ISL5120/ISL5121/ISL5122 are dual single-pole/single-throw (SPST) devices. The ISL5120 has two normally open (NO) switches; the ISL5121 has two normally closed (NC) switches; the ISL5122 has one NO and one NC switch and can be used as an SPDT. The ISL5123 is a committed SPDT, which is perfect for use in 2-to-1 multiplexer applications.

TABLE 1. FEATURES AT A GLANCE

	ISL5120	ISL5121	ISL5122	ISL5123
Number of Switches	2	2	2	1
SW 1 / SW 2	NO / NO	NC / NC	NO / NC	SPDT
3.3V R _{ON}	32Ω	32Ω	32Ω	32Ω
3.3V t _{ON} / t _{OFF}	40ns /20ns	40ns /20ns	40ns /20ns	40ns /20ns
5V R _{ON}	19Ω	19Ω	19Ω	19Ω
5V t _{ON} / t _{OFF}	28ns / 20ns	28ns / 20ns	28ns / 20ns	28ns / 20ns
12V R _{ON}	11Ω	11Ω	11Ω	11Ω
12V t _{ON} / t _{OFF}	25ns / 17ns	25ns / 17ns	25ns / 17ns	25ns / 17ns
Packages	8 Ld SOIC, 8 Ld SOT-23, 8 Ld MSOP	8 Ld SOIC, 8 Ld SOT-23		8 Ld SOIC, 6 Ld SOT-23

Related Literature

 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"

Features

- Improved (lower R_{ON}, faster switching), pin compatible replacements for ISL84541–44
- Fully specified at 3.3V, 5V, and 12V supplies
- Guaranteed break-before-make (ISL5122/ISL5123 only)


- Minimum 2000V ESD protection per method 3015.7
- · TTL, CMOS compatible
- · Available in SOT-23 packaging

Applications


- · Battery powered, handheld, and portable equipment
 - Cellular/mobile phones
 - Pagers
 - Laptops, notebooks, palmtops
- · Communications systems
 - Military radios
 - PBX, PABX
- Test equipment
 - Ultrasound
 - Electrocardiograph
- · Heads-up displays
- · Audio and video switching
- · Various circuits
 - +3V/+5V DACs and ADCs
 - Sample and hold circuits
 - Digital filters
 - Operational amplifier gain switching networks
 - High frequency analog switching
 - High speed multiplexing
 - Integrator reset circuits

Pinouts (Note 1)


ISL5120 (SOIC, MSOP) TOP VIEW




ISL5121 (SOIC) TOP VIEW



ISL5122 (SOIC) TOP VIEW



ISL5123 (SOIC) TOP VIEW



NOTE:


1. Switches Shown for Logic "0" Input.

Truth Table


	ISL5120	ISL5121	ISL5122		ISL5	5123
LOGIC	SW 1,2	SW 1,2	SW 1	SW 2	PIN NC	PIN NO
0	OFF	ON	OFF	ON	ON	OFF
1	ON	OFF	ON	OFF	OFF	ON

NOTE: Logic "0" ≤0.8V. Logic "1" ≥2.4V.


ISL5120 (SOT-23) TOP VIEW




ISL5121 (SOT-23) TOP VIEW



ISL5122 (SOT-23) TOP VIEW



ISL5123 (SOT-23) TOP VIEW



Pin Descriptions

PIN	FUNCTION
V+	System Power Supply Input (+2.7V to +12V)
GND	Ground Connection
IN	Digital Control Input
COM	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin
N.C.	No Internal Connection

Ordering Information

PART NO. (BRAND) (NOTE 2)	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
ISL5120CB	0 to 70	8 Ld SOIC	M8.15
ISL5120CU * (120C)	0 to 70	8 Ld MSOP	M8.118
ISL5120IB	-40 to 85	8 Ld SOIC	M8.15
ISL5120IH-T (120I)	-40 to 85	8 Ld SOT-23	P8.064
ISL5121CB	0 to 70	8 Ld SOIC	M8.15
ISL5121IB	-40 to 85	8 Ld SOIC	M8.15
ISL5121IH-T (121I)	-40 to 85	8 Ld SOT-23	P8.064
ISL5122CB	0 to 70	8 Ld SOIC	M8.15
ISL5122IB	-40 to 85	8 Ld SOIC	M8.15
ISL5122IH-T (122I)	-40 to 85	8 Ld SOT-23	P8.064
ISL5123CB	0 to 70	8 Ld SOIC	M8.15
ISL5123IB	-40 to 85	8 Ld SOIC	M8.15
ISL5123IH-T (123I)	-40 to 85	6 Ld SOT-23	P6.064

NOTES:

^{2.} Most surface mount devices are available on tape and reel; add "-T" to suffix.

^{*} In Development.

Absolute Maximum Ratings

V+ to GND0.3 to15V
Input Voltages
IN (Note 3)0.3 to ((V+) + 0.3V)
NO, NC (Note 3)0.3 to ((V+) + 0.3V)
Output Voltages
COM (Note 3)0.3 to ((V+) + 0.3V)
Continuous Current (Any Terminal)
Peak Current NO, NC, or COM
(Pulsed 1ms, 10% Duty Cycle, Max) 40mA
ESD Rating (Per MIL-STD-883 Method 3015)>2kV

Operating Conditions

remperature Kange	
ISL512XCX	0°C to 70°C
ISL512XIX	40°C to 85°C

Thermal Information

θ _{JA} (°C/W)
. 230
. 215
. 170
. 210
150 ⁰ C
Level 1
Level 2
65°C to 150°C
300 ⁰ C

(00 ...

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES

- 3. Signals on NC, NO, COM, or IN exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 4. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications - 5V Supply

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6)	UNITS
ANALOG SWITCH CHARACTERIS	TICS				•	
Analog Signal Range, VANALOG		Full	0	-	V+	V
ON Resistance, R _{ON}	$V+ = 4.5V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 3.5V$,	25	-	19	30	Ω
	See Figure 5	Full	-	23	40	Ω
R _{ON} Matching Between Channels,	$V+ = 5V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 3.5$ V	25	-	0.8	2	Ω
ΔR _{ON}		Full	-	1	4	Ω
R _{ON} Flatness, R _{FLAT(ON)}	V+ = 5V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 1V, 2V, 3V	Full	-	7	8	Ω
NO or NC OFF Leakage Current,	$V+ = 5.5V$, $V_{COM} = 1V$, 4.5V, V_{NO} or $V_{NC} = 4.5V$, 1V,	25	-0.1	0.01	0.1	nA
INO(OFF) or INC(OFF)	Note 7	Full	-5	-	5	nA
COM OFF Leakage Current,	$V+ = 5.5V$, $V_{COM} = 4.5V$, 1V, V_{NO} or $V_{NC} = 1V$, 4.5V,	25	-0.1	-	0.1	nA
ICOM(OFF)	Note 7	Full	-5	-	5	nA
COM ON Leakage Current,	V+ = 5.5V, V_{COM} = 1V, 4.5V, or V_{NO} or V_{NC} = 1V, 4.5V, or Floating, Note 7	25	-0.2	-	0.2	nA
ICOM(ON)		Full	-10	-	10	nA
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	V_{NO} or V_{NC} = 3V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 3V,	25	-	28	75	ns
	See Figure 1	Full	-	40	150	ns
Turn-OFF Time, t _{OFF}	V_{NO} or V_{NC} = 3V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 3V,	25	-	20	50	ns
	See Figure 1	Full	-	30	100	ns
Break-Before-Make Time Delay (ISL5122, ISL5123), t _D	$R_L = 300\Omega$, $C_L = 35pF$, $V_{NO} = V_{NC} = 3V$, $V_{IN} = 0$ to $3V$, See Figure 3	Full	3	10	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$, See Figure 2	25	-	3	5	рC
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, See Figure 4	25	-	76	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, See Figure 6	25	-	-105	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$	25	-	60	-	dB
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	8	-	pF
COM OFF Capacitance, C _{COM(OFF)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	8	-	pF

Electrical Specifications - 5V Supply

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6) MAX	UNITS
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7, ISL5120/1/2	25	-	21	-	pF
	f = 1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7, ISL5123	25	-	28	-	pF
POWER SUPPLY CHARACTERIST	rics					
Power Supply Range		Full	2.7		12	V
Positive Supply Current, I+	V+ = 5.5V, V _{IN} = 0V or V+, all channels on or off	Full	-1	0.0001	1	μΑ
DIGITAL INPUT CHARACTERISTIC	CS					
Input Voltage Low, V _{INL}		Full	-	-	0.8	V
Input Voltage High, V _{INH}		Full	2.4	-	-	V
Input Current, I _{INH} , I _{INL}	$V+ = 5.5V$, $V_{IN} = 0V$ or $V+$	Full	-1	-	1	μΑ

NOTES:

- 5. V_{IN} = input voltage to perform proper function.
- 6. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 7. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at 25°C.

Electrical Specifications - 3.3V Supply

Test Conditions: V+ = +3.0V to +3.6V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6)	UNITS
ANALOG SWITCH CHARACTERIS	TICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	$V+ = 3V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 1.5$ V	25	-	32	50	Ω
		Full	-	40	60	Ω
R _{ON} Matching Between Channels,	$V+ = 3.3V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 1.5V$	25	-	0.8	2	Ω
ΔR_{ON}		Full	-	1	4	Ω
R _{ON} Flatness, R _{FLAT(ON)}	$V+ = 3.3V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 0.5V$, $1V$,	25	-	6	8	Ω
	1.5V	Full	-	7	12	Ω
NO or NC OFF Leakage Current,	$V+ = 3.6V$, $V_{COM} = 1V$, $3V$, V_{NO} or $V_{NC} = 3V$, $1V$, Note 7	25	-0.1	0.01	0.1	nA
INO(OFF) or INC(OFF)		Full	-5	-	5	nA
COM OFF Leakage Current,	$V+ = 3.6V$, $V_{COM} = 3V$, 1V, V_{NO} or $V_{NC} = 1V$, 3V, Note 7	25	-0.1	0.01	0.1	nA
ICOM(OFF)		Full	-5	-	5	nA
COM ON Leakage Current,	$V+ = 3.6V$, $V_{COM} = 1V$, $3V$, or V_{NO} or $V_{NC} = 1V$, $3V$, or floating, Note 7	25	-0.2	-	0.2	nA
I _{COM(ON)}		Full	-10	-	10	nA
DYNAMIC CHARACTERISTICS			•		•	
Turn-ON Time, t _{ON}	V_{NO} or V_{NC} = 1.5V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 3V	25	-	40	120	ns
		Full	-	60	200	ns
Turn-OFF Time, t _{OFF}	V_{NO} or V_{NC} = 1.5V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 3V	25	-	20	50	ns
		Full	-	30	120	ns
Break-Before-Make Time Delay (ISL5122, ISL5123), t _D	$R_L = 300\Omega$, $C_L = 35pF$, V_{NO} or $V_{NC} = 1.5V$, $V_{IN} = 0$ to $3V$	Full	3	20	-	ns
Charge Injection, Q	$C_L = 1.0 \text{nF}, V_G = 0 \text{V}, R_G = 0 \Omega$	25	-	1	5	рC
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$	25	-	76	-	dB
Crosstalk (Channel-to-Channel)		25	-	-105	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$	25	-	56	-	dB
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$	25	-	8	-	pF
COM OFF Capacitance, CCOM(OFF)	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$	25	-	8	-	pF

Electrical Specifications - 3.3V Supply

Test Conditions: V+ = +3.0V to +3.6V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6) MAX	UNITS	
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, $ISL5120/1/2$	25	-	21	-	pF	
	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, ISL5123	25	-	28	-	pF	
POWER SUPPLY CHARACTERIST	POWER SUPPLY CHARACTERISTICS						
Positive Supply Current, I+	V+ = 3.6V, V _{IN} = 0V or V+, all channels on or off	Full	-1	-	1	μΑ	
DIGITAL INPUT CHARACTERISTIC	CS						
Input Voltage Low, V _{INL}		Full	-	-	0.8	V	
Input Voltage High, V _{INH}		Full	2.4	-	-	V	
Input Current, I _{INH} , I _{INL}	V+ = 3.6V, V _{IN} = 0V or V+	Full	-1	-	1	μΑ	

Electrical Specifications - 12V Supply

Test Conditions: V+ = +10.8V to +13.2V, GND = 0V, V_{INH} = 4V, V_{INL} = 0.8V (Note 5), Unless Otherwise Specified


PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	V+ = 10.8V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 10V	25	-	11	20	Ω
		Full	-	15	25	Ω
R _{ON} Matching Between Channels,	V+ = 12V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 10V	25	-	0.8	2	Ω
R _{ON}		Full	-	1	4	Ω
R _{ON} Flatness, R _{FLAT(ON)}	V+ = 12V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3V, 6V, 9V	25	-	1	4	Ω
,		Full	-	-	6	Ω
NO or NC OFF Leakage Current,	$V+ = 13V$, $V_{COM} = 1V$, 12V, V_{NO} or $V_{NC} = 12V$, 1V,	25	-0.1	0.01	0.1	nA
I _{NO(OFF)} or I _{NC(OFF)}	Note 7	Full	-5	-	5	nA
COM OFF Leakage Current,	V+ = 13V, V _{COM} = 12V, 1V, V _{NO} or V _{NC} = 1V, 12V, Note 7	25	-0.1	0.01	0.1	nA
ICOM(OFF)		Full	-5	-	5	nA
COM ON Leakage Current,	$V+ = 13V$, $V_{COM} = 1V$, 12V, or V_{NO} or $V_{NC} = 1V$, 12V,	25	-0.2	-	0.2	nA
I _{COM(ON)}	or floating, Note 7	Full	-10	-	10	nA
DYNAMIC CHARACTERISTICS			1			
Turn-ON Time, t _{ON}	V_{NO} or V_{NC} = 10V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 4V	25	-	25	35	ns
		Full	-	35	55	ns
Turn-OFF Time, t _{OFF}	V_{NO} or V_{NC} = 10V, R_L =1k Ω , C_L = 35pF, V_{IN} = 0 to 4V	25	-	17	30	ns
		Full	-	26	50	ns
Break-Before-Make Time Delay (ISL5122, ISL5123), t _D	$R_L = 300\Omega$, $C_L = 35pF$, V_{NO} or $V_{NC} = 10V$, $V_{IN} = 0$ to $4V$	Full	0	2		ns
Charge Injection, Q	$C_L = 1.0 \text{nF}, V_G = 0 \text{V}, R_G = 0 \Omega$	25	-	5	15	рС
OFF Isolation	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$	25	-	76	-	dB
Crosstalk (Channel-to-Channel)		25	-	-105	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$	25	-	63	-	dB
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$	25	-	8	-	pF
COM OFF Capacitance,	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$	25	-	8	-	pF
COM(OFF) COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, $ISL5120/1/2$	25	_	21	_	pF
COM(ON)	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, $1SL5120/1/2$ $f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, $1SL5123$	25	_	28	+ -	pF
POWER SUPPLY CHARACTERIST		20	-	20		PΓ
Positive Supply Current, I+	$V+ = 13V$, $V_{IN} = 0V$ or $V+$, all channels on or off	Full	-1	-	1	μА
1 Ositive Supply Current, 1+	ν - 13ν, ν N = υν οι ν +, all charilleis οι οι οι	Full	-1	-	ı	μΛ

Electrical Specifications - 12V Supply


Test Conditions: V+ = +10.8V to +13.2V, GND = 0V, $V_{INH} = 4V$, $V_{INL} = 0.8V$ (Note 5), Unless Otherwise Specified **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6) MAX	UNITS		
DIGITAL INPUT CHARACTERISTICS								
Input Voltage Low, V _{INL}		Full	-	-	0.8	V		
Input Voltage High, V _{INH}	ISL5120CX only	Full	2.9	-	-	V		
Input Voltage High, V _{INH}		Full	4	3	-	V		
Input Current, I _{INH} , I _{INL}	V+ = 13V, V _{IN} = 0V or V+	Full	-1	-	1	μА		

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for all switches. C_L includes fixture and stray capacitance.

 $V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + R_{(ON)}}$

FIGURE 1A. MEASUREMENT POINTS

FIGURE 1B. TEST CIRCUIT

FIGURE 1. SWITCHING TIMES




FIGURE 2A. MEASUREMENT POINTS




FIGURE 2B. TEST CIRCUIT

FIGURE 2. CHARGE INJECTION

Test Circuits and Waveforms (Continued)





FIGURE 3A. MEASUREMENT POINTS (ISL5122 ONLY)



C_L includes fixture and stray capacitance.

FIGURE 3B. TEST CIRCUIT (ISL5122 ONLY)





FIGURE 3C. MEASUREMENT POINTS (ISL5123 ONLY)



C_L includes fixture and stray capacitance.

FIGURE 3D. TEST CIRCUIT (ISL5123 ONLY)

FIGURE 3. BREAK-BEFORE-MAKE TIME




FIGURE 4. OFF ISOLATION TEST CIRCUIT




FIGURE 5. RON TEST CIRCUIT

Test Circuits and Waveforms (Continued)




FIGURE 6. CROSSTALK TEST CIRCUIT

Detailed Description

The ISL5120–ISL5123 bidirectional, dual analog switches offer precise switching capability from a single 2.7V to 12V supply with low on-resistance (19 Ω) and high speed operation (toN = 28ns, toFF = 20ns). The devices are especially well suited to portable battery powered equipment thanks to the low operating supply voltage (2.7V), low power consumption (5 μ W), low leakage currents (100pA max), and the tiny SOT-23 packaging. High frequency applications also benefit from the wide bandwidth, and the very high off isolation and crosstalk rejection.

Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and GND (see Figure 8). To prevent forward biasing these diodes, V+ must be applied before any input signals, and input signal voltages must remain between V+ and GND. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a $1k\Omega$ resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

Adding a series resistor to the switch input defeats the purpose of using a low R_{ON} switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1V below V+ to 1V above GND. The low leakage current performance is




FIGURE 7. CAPACITANCE TEST CIRCUIT

unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.




FIGURE 8. OVERVOLTAGE PROTECTION

Power-Supply Considerations

The ISL512X construction is typical of most CMOS analog switches, except that they have only two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 13V maximum supply voltage, the ISL512X 15V maximum supply voltage provides plenty of room for the 10% tolerance of 12V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 2.7V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance* curves for details.

V+ and GND also power the internal logic and level shifters. The level shifters convert the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

Logic-Level Thresholds

This switch family is TTL compatible (0.8V and 2.4V) over a supply range of 3V to 11V (see Figure 15). At 12V the V_{IH} level is about 2.5V. This is still below the TTL guaranteed high output minimum level of 2.8V, but noise margin is reduced. For best results with a 12V supply, use a logic family the provides a V_{OH} greater than 3V.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

High-Frequency Performance

In 50Ω systems, signal response is reasonably flat even past 300MHz (see Figure 16). Figure 16 also illustrates that the frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off Isolation is

the resistance to this feedthrough, while Crosstalk indicates the amount of feedthrough from one switch to another. Figure 17 details the high Off Isolation and Crosstalk rejection provided by this family. At 10MHz, Off Isolation is about 50dB in 50Ω systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease Off Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.

Typical Performance Curves T_A = 25°C, Unless Otherwise Specified




FIGURE 9. ON RESISTANCE vs SUPPLY VOLTAGE




FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE

Typical Performance Curves T_A = 25°C, Unless Otherwise Specified (Continued)




FIGURE 11. R_{ON} MATCH vs SWITCH VOLTAGE




FIGURE 13. TURN - ON TIME vs SUPPLY VOLTAGE




FIGURE 15. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE




FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE




FIGURE 14. TURN - OFF TIME vs SUPPLY VOLTAGE




FIGURE 16. FREQUENCY RESPONSE

Typical Performance Curves $T_A = 25^{\circ}C$, Unless Otherwise Specified (Continued)




FIGURE 17. CROSSTALK AND OFF ISOLATION




FIGURE 18. ±PSRR vs FREQUENCY

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND

TRANSISTOR COUNT:

ISL5120: 66

ISL5121: 66


ISL5122: 66

ISL5123: 58

PROCESS:

Si Gate CMOS

Small Outline Plastic Packages (SOIC)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050 BSC		1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8		8		7
α	0°	8 ⁰	0°	8º	-

Rev. 0 12/93

Mini Small Outline Plastic Packages (MSOP)



NOTES:


- These package dimensions are within allowable dimensions of JEDEC MO-187AA
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

M8.118
8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.010	0.014	0.25	0.36	9
С	0.005	0.007	0.13	0.18	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.026 BSC		0.65 BSC		-
Е	0.188	0.198	4.78	5.03	-
L	0.016	0.026	0.41	0.66	6
N	8		8		7
α	0°	6 ⁰	0°	6 ⁰	-

Rev. 1 12/02

Small Outline Transistor Plastic Packages (SOT23-6)



NOTES:


- 1. Dimensioning and tolerances per ANSI 14.5M-1982.
- 2. Package conforms to EIAJ SC-74 (1992).
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to seating plane.
- 5. "L" is the length of flat foot surface for soldering to substrate.
- 6. "N" is the number of terminal positions.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

P6.064
6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INCHES		MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.036	0.057	0.90	1.45	-
A1	0.000	0.0059	0.00	0.15	-
A2	0.036	0.051	0.90	1.30	-
b	0.0138	0.0196	0.35	0.50	-
С	0.0036	0.0078	0.09	0.20	-
D	0.111	0.118	2.80	3.00	3
E	0.103	0.118	2.60	3.00	-
E1	0.060	0.068	1.50	1.75	3
е	0.0374 Ref		0.95 Ref		-
e1	0.0748 Ref		1.90 Ref		-
L	0.004	0.023	0.10	0.60	4, 5
N	6		6		6
α	0°	10 ⁰	0°	10 ⁰	-

Rev. 1 2/98

Small Outline Transistor Plastic Packages (SOT23-8)



P8.064 8 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.036	0.057	0.90	1.45	-
A1	0.000	0.0059	0.00	0.15	-
A2	0.036	0.051	0.90	1.30	-
b	0.011	0.018	0.28	0.45	-
С	0.0036	0.0078	0.09	0.20	-
D	0.111	0.118	2.80	3.00	3
Е	0.103	0.118	2.60	3.00	-
E1	0.060	0.068	1.50	1.75	3
е	0.0256 Ref		0.65 Ref		-
e1	0.0768 Ref		1.95 Ref		-
L	0.012	0.020	0.30	0.50	4, 5
N	8		8		6
α	0°	10 ⁰	0°	10 ⁰	-

Rev. 1 10/01

NOTES:

- 1. Dimensioning and tolerances per ANSI 14.5M-1982.
- 2. Package patterned after EIAJ SC-74 (1992).
- Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to seating plane.
- 5. "L" is the length of flat foot surface for soldering to substrate.
- 6. "N" is the number of terminal positions.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com