

SIGNETICS DIGITAL 54/74 TTL SERIES - S5477 • N7477

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 level at any input terminal	V _{CC} = MIN		2			V
V _{in(0)}	Input voltage required to ensure logical 0 level at any input terminal	V _{CC} = MIN				0.8	V
V _{out(1)}	Logical 1 output voltage	V _{CC} = MIN,	I _{load} = -400μA	2.4			V
V _{out(0)}	Logical 0 output voltage	V _{CC} = MIN,	I _{sink} = 16mA			0.4	V
I _{in(0)}	Logical 0 level input current at D	V _{CC} = MAX,	V _{in} = 0.4V			-3.2	mA
I _{in(0)}	Logical 0 level input current at clock	V _{CC} = MAX,				-6.4	mA
I _{in(1)}	Logical 1 level input current at D	V _{CC} = MAX,	V _{in} = 2.4V			80	μA
I _{in(1)}	Logical 1 level input current at D	V _{CC} = MAX,	V _{in} = 5.5V			1	mA
I _{in(1)}	Logical 1 level input current at clock	V _{CC} = MAX,	V _{in} = 2.4V,			160	μA
I _{in(1)}	Logical 1 level input current at clock	V _{CC} = MAX,	V _{in} = 5.5V			1	mA
I _{OS}	Short circuit output current†	V _{CC} = MAX,		S5477 -20		-75	mA
I _{OS}	Short circuit output current†	V _{out} = 0		N7477 -18		-75	mA
I _{CC}	Supply current	V _{CC} = MAX,		S5477	32	46	mA
I _{CC}	Supply current	V _{CC} = MAX,		N7477	32	53	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{setup1}	Minimum logical 1 level input setup time at D input	C _L = 15pF,	R _L = 400Ω		7	20	ns
t _{setup0}	Minimum logical 0 level input setup time at D input	C _L = 15pF,	R _L = 400Ω		14	20	ns
t _{hold1}	Maximum logical 1 level input hold time required at D input	C _L = 15pF,	R _L = 400Ω	0	15¶		ns
t _{hold0}	Maximum logical 0 level input hold time required at D input	C _L = 15pF,	R _L = 400Ω	0	6¶		ns
t _{pd1(D-Q)}	Propagation delay time to logical 1 level from D input to Q output	C _L = 15pF,	R _L = 400Ω		16	30	ns
t _{pd0(D-Q)}	Propagation delay time to logical 0 level from D input to Q output	C _L = 15pF,	R _L = 400Ω		14	25	ns
t _{pd1(C-Q)}	Propagation delay time to logical 1 level from clock input to Q output	C _L = 15pF,	R _L = 400Ω		16	30	ns
t _{pd0(C-Q)}	Propagation delay time to logical 0 level from clock input to Q output	C _L = 15pF,	R _L = 400Ω		7	15	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at V_{CC} = 5V, T_A = 25°C.

† Not more than one output should be shorted at a time.

¶ These typical times indicate that period occurring prior to the fall of clock pulse (t_p) below 1.5V when data at the D input will still be recognized and stored.