N7480

\$5480-A,F,W • N7480-A,F

# DIGITAL 54/74 TTL SERIES

#### DESCRIPTION

The S5480/N7480 is a single-bit, high-speed, binary full adder with gated complementary inputs, complementary sum ( $\Sigma$  and  $\overline{\Sigma}$ ) outputs and inverted carry output. Designed for medium- and high-speed, multiple-bit, parallel-add/serial-carry applications, the circuit (see schematic diagram) utilizes diode-transistor logic (DTL) for the gated inputs, and high-speed, high-fan-out transistortransistor logic (TTL) for the sum and carry outputs. The circuit is entirely compatible with both DTL and TTL logic families. The implementation of a single-inversion, high-speed, Darlingtonconnected serial-carry circuit minimizes the necessity for extensive "look-ahead" and carry-cascading circuits. The power dissipation has been maintained considerably below that attainable with equivalent standard integrated circuits connected to perform fulladder functions.


TRUTH TABLE (See Notes 1,2, and 3)

շո	В	Α	C <sub>n+1</sub>	$\overline{\Sigma}$	Σ
0	0	0	1	1	0
0	0	1	1 1	0	1
0	1	0	1 1	0	1
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	1


### NOTES:

- 1.  $A = \overline{A^* \cdot A_c}$ ,  $B = \overline{B^* \cdot B_c}$  where  $A^* = \overline{A_1 \cdot A_2}$ ,  $B^* = \overline{B_1 \cdot B_2}$ . 2. When  $A^*$  or  $B^*$  are used as inputs,  $A_1$  and  $A_2$  or  $B_1$  and  $B_2$ respectively, must be connected to GND.

## PIN CONFIGURATIONS



- When A<sub>1</sub> and A<sub>2</sub> or B<sub>1</sub> and B<sub>2</sub> are used as inputs, A\* or B\* respectively, must be open or used to perform Dot-OR logic.
   The voltages are with respect to ground terminal.
   Input signals must be zero or positive with respect to network ground terminal.



# SIGNETICS DIGITAL 54/74 TTL SERIES - S5480 ● N7480

## RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V <sub>CC</sub> : S5480 Circuits	4.5	5	5.25	V
N7480 Circuits	4.75	5	5.25	V
Normalized Fan-Out from Outputs: $\overline{C_n+1}$ , N			5	
Σ or Σ, N			10	
A* or B*, N			3	
Operating Free-Air Temperature Range, TA: S5480 Circuits	-55	25	125	°c
N7480 Circuits	0	25	70	°C

## ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER		TEST CONDITIONS*			TYP* *	MAX	UNIT
V <sub>in(1)</sub>	Logical 1 input voltage	V <sub>CC</sub> = MIN			2			v
V <sub>in(0)</sub>	Logical 0 input voltage	V <sub>CC</sub> = MIN					0.8	V
$V_{out(1)}$	Logical 1 output voltage	V <sub>CC</sub> = MIN			2.4	3.5		V
$V_{out(0)}$	Logical 0 output voltage	V <sub>CC</sub> = MIN				0.22	0.4	v
lin(0)	Logical 0 level input current at $A_1$ , $A_2$ , $B_1$ , $B_2$ , $A_c$ or $B_c$	V <sub>CC</sub> = MAX,	$V_{in} = 0.4V$		i.		-1.6	mA
<sup>1</sup> in(0)	Logical O level input current at A* or B*	V <sub>CC</sub> = MAX,	$V_{in} = 0.4V$				-2.6	mA
l <sub>in(0)</sub>	Logical 0 level input current at C <sub>n</sub>	V <sub>CC</sub> = MAX,	V <sub>in</sub> = 0.4V				-8	mA
lin(1)	Logical 1 level input current at $A_1$ , $A_2$ , $B_1$ , $B_2$ , $A_6$ or $B_6$	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX	V <sub>in</sub> = 2.4V V <sub>in</sub> = 5.5V				15 1	μA mA
lin(1)	Logical 1 level input current at C <sub>n</sub>	V <sub>CC</sub> = MAX, V <sub>CC</sub> = MAX,	V <sub>in</sub> = 2.4V V <sub>in</sub> = 5.5V				200 1	μA mA
los	Short circuit output current at $\Sigma$ or $\Sigma$ †	V <sub>CC</sub> = MAX,		S5480 N7480	-20 -18		-57 -57	mA mA
los	Short circuit output current at C <sub>n+1</sub> †	V <sub>CC</sub> = MAX,		S5480 N7480	-20 -18		-70 -70	mA mA
'cc	Supply current	V <sub>CC</sub> = MAX,		S5480 N7480		21 21	31 35	mA mA

# SWITCHING CHARACTERISTICS, $V_{CC} = 5V$ , $T_A = 25^{\circ}C$

PARAMETER¶  tpd1 tpd0	FROM TO INPUT OUTPUT		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	$c_n$ $\overline{c_{n+1}}$	C <sub>L</sub> = 15pF, C <sub>1</sub> = 15pF,	$R_L = 780\Omega$ $R_L = 780\Omega$		13 8	17 12	ns ns	
<sup>t</sup> pd1 <sup>t</sup> pd0	Вc	C <sub>n+1</sub>	C <sub>L</sub> = 15pF, C <sub>L</sub> = 15pF,	$R_L = 780\Omega$ $R_L = 780\Omega$		18 38	25 55	n n
<sup>t</sup> pd1 <sup>t</sup> pd0	A <sub>C</sub>	Σ	$C_{L} = 15pF,$ $C_{L} = 15pF,$	$R_L = 400\Omega$ $R_L = 400\Omega$		52 62	70 80	n n
<sup>t</sup> pd1 <sup>t</sup> pd0	<sup>B</sup> C	$\overline{\Sigma}$	C <sub>L</sub> = 15pF, C <sub>L</sub> = 15pF,	$R_L = 400\Omega$ $R_L = 400\Omega$		38 56	55 75	n n
<sup>t</sup> pd1 <sup>t</sup> pd0	A <sub>1</sub>	A*	C <sub>L</sub> = 15pF C <sub>L</sub> = 15pF			48 17	65 25	n
<sup>t</sup> pd1 <sup>t</sup> pd0	B <sub>1</sub>	В*	C <sub>L</sub> = 15pF C <sub>L</sub> = 15pF			48 17	65 25	r

<sup>\*</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>\*\*</sup> All typical values are at V<sub>CC</sub>= 5V, T<sub>A</sub> = 25°C

† Not more than one output should be shorted at a time.

¶ t<sub>pd1</sub> is propagation delay time to logical 1 level. t<sub>pd0</sub> is propagation delay time to logical 0 level.