

DUAL J-K EDGE-TRIGGERED FLIP-FLOP

**S54H108
N74H108**

S54H108-A,F,W • N74H108-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These dual monolithic J-K flip-flops are negative-edge-triggered. They feature individual J, K, and asynchronous preset inputs to each flip-flop as well as common clock and asynchronous clear inputs. When the clock goes high, the inputs are enabled and data is accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable performs according to the truth table as long as minimum set-up times are observed. Data input is transferred to the outputs on the negative edge of the clock pulse.


TRUTH TABLE

LOGIC		
t_n	t_{n+1}	
J	K	Q
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

NOTES:

1. t_n = bit time before clock pulse
2. t_{n+1} = bit time after clock pulse

PIN CONFIGURATIONS



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply Voltage V_{CC} :	S54H108 Circuits N74H108 Circuits	4.5	5	5.5	V
Operating Free-Air Temperature Range, T_A :	S54H108 Circuits N74H108 Circuits	4.75	5	5.25	V
Normalized Fan-Out from each Output, N		-55	25	125	$^{\circ}\text{C}$
Width of Clock Pulse, $t_p(\text{clock})$		0	25	70	$^{\circ}\text{C}$
Width of Preset Pulse, $t_p(\text{preset})$				10	ns
Width of Clear Pulse, $t_p(\text{clear})$				15	ns
Input Setup Time, t_{setup} :	Logical 1 Logical 0			16	ns
Input Hold Time, t_{hold}				10	ns
Clock Pulse Transition Time, t_0				13	ns
				0	ns
					150

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER	TEST CONDITIONS *	TEST CONDITIONS *			UNIT
		MIN	TYP [†]	MAX	
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal		2		V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal			0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{MIN}$,	$I_{load} = -500\mu\text{A}$	2.4	V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{MIN}$,	$I_{sink} = 20\text{mA}$	0.25	V
$I_{in(0)}$	Logical 0 level input current at J,K, or preset	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$	-1	mA
$I_{in(0)}$	Logical 0 level input current at clock	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$	-6	mA
$I_{in(0)}$	Logical 0 level input current at clear	$V_{CC} = \text{MAX}$,	$V_{in} = 0.4\text{V}$	-2	mA
$I_{in(1)}$	Logical 1 level input current at J or K	$V_{CC} = \text{MAX}$,	$V_{in} = 2.4\text{V}$	50	μA
$I_{in(1)}$	Logical 1 level input current at clock	$V_{CC} = \text{MAX}$,	$V_{in} = 5.5\text{V}$	1	mA
$I_{in(1)}$		$V_{CC} = \text{MAX}$,	$V_{in} = 2.4\text{V}$	0	mA
		$V_{CC} = \text{MAX}$,	$V_{in} = 5.5\text{V}$	-1	mA
				1	mA

SIGNETICS DIGITAL 54/74 TTL SERIES — S54H108 • N74H108

ELECTRICAL CHARACTERISTICS (Cont'd)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{in(1)}$	Logical 1 level input current at preset	$V_{CC} = MAX$, $V_{in} = 2.4V$ $V_{CC} = MAX$, $V_{in} = 5.5V$			100	μA
	Logical 1 level input current at clear	$V_{CC} = MAX$, $V_{in} = 2.4V$ $V_{CC} = MAX$, $V_{in} = 5.5V$			1	mA
I_{OS}	Short-circuit output current **	$V_{CC} = MAX$, $V_{in} = 0$			200	μA
	Supply current	$V_{CC} = MAX$	-40		-100	mA
				40	76	mA

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^\circ C$, $N = 10$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{clock}	Maximum input clock frequency	$C_L = 25pF$, $R_L = 280\Omega$	40	50		MHz
t_{pd1}	Propagation delay time to logical 1 level from preset or clear to output	$C_L = 25pF$, $R_L = 280\Omega$		8	12	ns
t_{pd0}	Propagation delay time to logical 0 level from preset or clear to output (clock low)	$C_L = 25pF$, $R_L = 280\Omega$		23	35	ns
t_{pd0}	Propagation delay time to logical 0 level from preset or clear to output (clock high)	$C_L = 25pF$, $R_L = 280\Omega$		15	20	ns
t_{pd1}	Propagation delay time to logical 1 level from clock to output	$C_L = 25pF$, $R_L = 280\Omega$	5	10	15	ns
t_{pd0}	Propagation delay time to logical 0 level from clock to output	$C_L = 25pF$, $R_L = 280\Omega$	8	16	20	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.