

# 4-BIT BIDIRECTIONAL STANDARD S

# DIGITAL 54/74 TTL SERIES

### DESCRIPTION

These high-performance bidirectional shift registers are functionally and mechanically identical to the N54194 and S74194, however, with a typical shift frequency of 110 megahertz the Schottkyclamped versions can be used in very high-speed systems, or can be substituted for the N54194/\$74194 to upgrade the performance of most existing systems. The universal shift register has four distinct modes of operation, namely:


	MODE CONTROL		
¥	S1	S0	
Parallel (Broadside) Load	Н	Н	
Shift Right (In the direction QA toward QD)	L	Н	
Shift Left (In the direction QD toward QA)	Н	L	
Hold (recirculate) data	L	L	

In the parallel-load mode, data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When SO is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input. Data is recirculated when both mode control inputs are low. For added flexibility the mode controls can be changed independently of the clock.

These four-bit shift registers are compatible with most other TTL and DTL logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54S/74S load, and input clamping diodes minimize switching transients to simplify system design. With the equivalent of 46 gates on the monolithic chip, typical power dissipation is less than 10 milliwatts per equivalent gate.

The N54S194 is characterized for operation over the full military temperature range of -55°C to 125°C; the S74S194 is characterized for operation from 0°C to 70°C.

### PIN CONFIGURATION



### **FEATURES**

- SCHOTTKY-CLAMPED TO ACHIEVE TYPICAL MAXIMUM SHIFT FREQUENCY OF 110 MHz
- FUNCTIONALLY AND MECHANICALLY IDENTICAL TO N54194, S74194 AND CAN BE USED TO UPGRADE EXIST-ING SYSTEMS WITH SIGNIFICANT IMPROVEMENT IN SPEED
- FULLY COMPATIBLE WITH MOST OTHER TTL AND DTL CIRCUITS
- N54S194 OPERATES OVER FULL MILITARY TEMPERA-TURE RANGE OF -55°C TO 125°C
- FOR USE IN HIGH-PERFORMANCE: ACCUMULATORS/PROCESSORS. SERIAL-TO-PARALLEL AND PARALLEL-TO-SERIAL CONVERTERS

### RECOMMENDED OPERATING CONDITIONS

		N54S194,		S74S194				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level			20			20	
	Low logic level			10			10	
Input clock frequency, f <sub>clock</sub>		0		75	0		75	MHz
Width of clock or clear pulse, tw		12			12			ns
	Mode control	12			12	(0)		
Setup time, t <sub>setup</sub> (NOTE 2)	Serial and parallel data	10			10			ns
	Clear inactive-state	15			15			
Hold time at any input, thold		2			2			ns
Operating free-air temperature, TA		-55		125	0		70	°c

# ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*		MIN	TYP**	MAX	UNIT	
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VI	Input clamp voltage	V <sub>CC</sub> = MIN,	N, I <sub>I</sub> = -18 mA				-1.2	V
.,	ARch Investoria	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	N54S194	2.5	3.4		v
VOH	High-level output voltage	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = -1 mA	S74S194	2.7	3.4		•
M = .	Low-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,		C		0.5	v
VOL	L.ow-level output voltage	V <sub>IL</sub> = 0.8 V,	IOL = 20 mA				0.5	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V				50	μА
ЧL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V				-2	mA
los	Short-circuit output current‡	V <sub>CC</sub> = MAX			-40		-100	mA
	Supply current V <sub>CC</sub> = MAX, See Note 1	V	Con Nove 1	N54S194		90		^
ICC		See Note 1	S74S194		90		mA	

<sup>\*</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

NOTE 1: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs, I<sub>CC</sub> is tested with a momentary ground, then 4.5 V, applied to clock.


# SWITCHING CHARACTERISTICS, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, N = 10

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum input clock frequency	,	75	110		MHz
<sup>†</sup> PHL	Propagation delay time, high-to-low-level output from clear	C <sub>L</sub> = 15 pF,		11		ns
tPLH	Propagation delay time, low-to-high-level output from clock	R <sub>L</sub> = 280 Ω, See Note 2	4	9		ns
tPHL	Propagation delay time, high-to-low-level output from clock		4	10		ns

NOTE 2: Waveforms and load circuits on page 2-293 with the following additions: t<sub>W</sub> (clock)≥12ns, t<sub>W</sub> (clear)≥12ns.

<sup>\*\*</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.

# FUNCTIONAL BLOCK DIAGRAM



# TYPICAL CLEAR, LOAD, RIGH-SHIFT, INHIBIT, AND CLEAR SEQUENCES

