

QUADRUPLE 2-LINE TO 1-LINE | \$54\$257 DATA SELECTORS/MULTIPLEXERS | S54S258

N74S257

DIGITAL 54/74 TTL SERIES | N74S258

DESCRIPTION

These Schottky-clamped high-performance multiplexers feature three-state outputs which can interface directly with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low impedance of the single enabled output will drive the bus line to a high or low

This three-state output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

The typical propagation delay times from data input to output average only 4.8 nanoseconds for the S54S257, N74S157 and only 4 nanoseconds for the S54S258, N74S258. Also, to minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output-enable circuitry is designed such that the output disable times are shorter than the output enable times.

FEATURES

- . TRI-STATE OUTPUTS INTERFACE DIRECTLY WITH SYSTEM BUS
- SCHOTTKY-CLAMPED FOR SIGNIFICANT IMPROVEMENT IN A-C PERFORMANCE
- FULLY COMPATIBLE WITH MOST TTL FUNCTIONS IN-CLUDING MSI
- SAME PIN ASSIGNMENTS AS \$54\$157, N74\$157 AND S54S158, N74S158
- PROVIDES BUS INTERFACE FROM MULTIPLE SOURCES IN HIGH-PERFORMANCE SYSTEMS
- N54S257 AND N54S258 ARE GUARANTEED FOR OPERA-TION OVER THE FULL MILITARY TEMPERATURE RANGE OF -55°C TO 125°C


FUNCTION TABLE

	INPUTS	OUTPUT Y				
OUTPUT CONTROL	SELECT	A	В	N54S257 S74S257	N54S258 S74S258	
н	х	×	×	Z	Z	
L	L	L	X	L	н	
L	L	ĬΗ	Х	н	L	
L	н	X	L	L	н	
L	Н		Н	н	L	

PIN CONFIGURATION


JOR N DUAL IN-LINE OR W FLAT PACKAGE (TOP VIEW)

S54S257, N74S257



Positive Logic: See function table

\$54\$258, N74\$258



Positive Logic: See function table

RECOMMENDED OPERATING CONDITIONS

		\$54S257, S54S258			N74S257, N74S258			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
Name time of the contract of t	High logic level		· ·	40			130	
Normalized fan-out from each output, N	Low logic level		•	10			10	
High-level output current, IOH			•	2			6.5	mA
Operating free-air temperature, TA		-55		125	0		70	°c

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		ren	TECT COMPLETIONS	S54S	S54S257, S54S258			N74S257, N74S258		
	PARAME		TEST CONDITIONS*	MIN	TYP**	MAX	MIN	TYP**	MAX	UNIT
VIH High-level input voltage		t voltage		2			2			V
VIL						0.8			8.0	V
V _I Input clamp voltage		ltage	V _{CC} = MIN, I _I = -18 mA			-1.2			-1.2	٧
VOL High-level output voltage I		ut voltage	V _{CC} = MIN, V _{IH} = 2 V, Series 54S		3.4		2.5	3.4		v
•он	- Trigit total outp	at tomage	VIL = 0.8 V, IOH = MAX, Series 74S	2.4	3.2		2.4	3.2		L.
VOL Low-level output voltage		ut voltage	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OL} = 20 mA$			0.5			0.5	V
	Off-state (high-impedance		V _{CC} = MAX, V _O = 2.4 V			50			50	
¹ O(off)			V _{CC} = MAX, V _O = 0.4 V	1		-50			-50	μА
I _I	Input current at maximum input voltage		V _{CC} = MAX, V _I = 5.5 V			1			1	mA
	High-level	S input			•	100			100	
lH Ι	Input current at maximum input voltage		$V_{CC} = MAX, V_I = 2.7 V$			50			50	μA
-	Low-level	S input	W - MAY W - 0.5 W			-4			-4	
11L	input current	Any other	V _{CC} = MAX, V _I = 0.5 V			<u>_</u>			-2	mA
los	Short circuit o	utput current‡	V _{CC} = MAX	-40		-100	-40		-100	mA
		All outputs high	V _{CC} = MAX, See Note 1		44	68		36	56	
I _{CC}	Supply current	All outputs low			60	93		52	81	mA
		All outputs off			64	99		56	87	1

^{*}For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

NOTE 1: ICC is measured with all outputs open and all possible Inputs grounded while achieving the stated output conditions.

SWITCHING CHARACTERISTICS, VCC = 5 V, TA = 25°C

PARAMETER	FROM TO		TEST	S54S257, N74S257			S54S258, N74S258						
	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT			
^t PLH	Data	Any	0 - 45 - 5		5	7.5		4	6	ns			
^t PHL	Data				4.5	6.5		4	6	113			
^t PLH	Select	Any	C _L = 15 pF, R _L = 280 Ω,		8.5			8	12	ns			
tPHL	Select				Ally	See Note 4		8.5			7.5	12] "`
^t ZH	Output				See Note 4		13	19.5	13	13	19.5	ns	
†ZL	Control				14	21		14	21	115			
tHZ	Output	Any	CL = 5 pF		5.5	8.5		5.5	8.5	ns			
tLZ	Control	Ally	See Note 2		9	14		9	14	1 ""			

tpLH = Propagation delay time, low-to-high-level output

^{*}All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{ C}$.

‡Not more than one output should be shorted at a time and duration of the short circuit test should not exceed one second.

tpHL = Propagation delay time, high-to-low-level output


tzH = Output enable time to high level
tzL = Output enable time to low level

tHZ = Output disable time from high level

tLZ = Output disable time from low level

NOTE 2: Load circuit and waveforms are shown on page 2-293


FUNCTIONAL BLOCK DIAGRAMS




54/74S Typical A.C. Loads And Waveforms

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS



LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS



LOAD CIRCUIT FOR TRI-STATE OUTPUTS




NOTES: A. C_L includes probe and jig capacitance.


B. All diodes are 1N3064.

TYPICAL AC WAVEFORMS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS PULSE WIDTHS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES. TRI-STATE OUTPUTS



NOTES: C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- D. In the examples above, the phase relationships between inputs and outputs have been chosen erbitrarily. E. All input pulses are supplied by generators having the following characteristics: $t_r \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz, and $Z_{out} \approx 50 \,\Omega$.