# 2A Ultra-Small Controlled **Load Switch with Auto-Discharge Path**

The NCP434 and NCP435 are a low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, due to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC's on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output (NCP435 only).

Available in wide input voltage range from 1.0 V to 4.0 V, and a very small 0.96 x 0.96 mm WLCSP4, 0.5 mm pitch.

#### **Features**

- 1 V − 3.6 V Operating Range
- 29 m $\Omega$  P MOSFET at 3.3 V
- DC current up to 2 A
- Output Auto-discharge (NCP435)
- Active high EN pin
- WLCSP4 0.96 x 0.96 mm
- These are Pb-Free Devices

### **Typical Applications**

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices



## ON Semiconductor®

#### www.onsemi.com



## WLCSP4 CASE 567FG




**MARKING** 

XX= Specific Device Code = Assembly Location Α

Υ = Year W = Wafer Lot

### **PIN DIAGRAM**



(Top View)

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 9 of this data sheet.





Figure 1. Typical Application Circuit

### **PIN FUNCTION DESCRIPTION**

Pin Name	Pin Number	Туре	Description		
IN	A2	POWER	Load–switch input voltage; connect a 1 $\mu\text{F}$ or greater ceramic capacitor from IN to GND as close as possible to the IC.		
GND	B1	POWER	Ground connection.		
EN	B2	INPUT	Enable input, logic high turns on power switch.		
OUT	A1	OUTPUT	Load–switch output; connect a 1 $\mu\text{F}$ ceramic capacitor from OUT to GND as close as possible to the IC is recommended.		

## **BLOCK DIAGRAM**



## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
IN, OUT, EN, Pins	$V_{\text{EN}}$ , $V_{\text{IN}}$ , $V_{\text{OUT}}$	-0.3 to + 4.0	V
From IN to OUT Pins: Input/Output	V <sub>IN</sub> , V <sub>OUT</sub>	0 to + 4.0	V
Maximum Junction Temperature	TJ	-40 to + 125	°C
Storage Temperature Range	T <sub>STG</sub>	-40 to + 150	°C
Moisture Sensitivity (Note 1)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

<sup>1.</sup> Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

#### **OPERATING CONDITIONS**

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IN</sub>	Operational Power Supply			1.0		3.6	V
V <sub>EN</sub>	Enable Voltage			0		3.6	
T <sub>A</sub>	Ambient Temperature Range			-40	25	+85	°C
C <sub>IN</sub>	Decoupling input capacitor			1			μF
C <sub>OUT</sub>	Decoupling output capacitor			1			μF
$R_{\theta JA}$	Thermal Resistance Junction-to-Air	WLCSP	package (Note 6)		100		°C/W
Іоит	Maximum DC current					2	Α
P <sub>D</sub>	Power Dissipation Rating (Note 7)	$T_A \le 25^{\circ}C$	WLCSP package		0.5		W
		T <sub>A</sub> = 85°C	WLCSP package		0.2		W

- According to JEDEC standard JESD22–A108.
   This device series contains ESD protection and passes the following tests:
- 4. Human Body Model (HBM) ±4.0 kV per JEDEC standard: JESD22–A114 for all pins. Machine Model (MM) ±250 V per JEDEC standard: JESD22–A115 for all pins. Charge Device Model (CDM) ±2.0 kV per JEDEC standard: JESD22–C101 for all pins.
- 5. Latch up Current Maximum Rating:  $\pm 100$  mA per JEDEC standard: JESD78 class II.
  6. The  $R_{\theta JA}$  is dependent of the PCB heat dissipation and thermal via.
- 7. The maximum power dissipation (PD) is given by the following formula:

$$P_{D} = \frac{T_{JMAX} - T_{A}}{R_{\theta JA}}$$

ELECTRICAL CHARACTERISTICS Min and Max Limits apply for T<sub>A</sub> between -40°C to +85°C for VIN between 1.0 V to 3.6 V (Unless otherwise noted). Typical values are referenced to  $T_A = +25^{\circ}C$  and  $V_{IN} = 3.3 \text{ V}$  (Unless otherwise noted).

Parameter	Conditions		Min	Тур	Max	Unit
WITCH						
Static drain-source on-	V <sub>IN</sub> = 4 V	$T_A = 25^{\circ}C$ , I = 200 mA (Note 9)		27	30	mΩ
state resistance	V <sub>IN</sub> = 3.3 V	T <sub>A</sub> = 25°C, I = 200 mA		29	34	1
	V <sub>IN</sub> = 3.3 V	T <sub>A</sub> = 85°C			38	1
	V <sub>IN</sub> = 1.8 V	T <sub>A</sub> = 25°C, I = 200 mA		43	52	1
	V <sub>IN</sub> = 1.2 V	T <sub>A</sub> = 25°C, I = 200 mA		80	120	
	V <sub>IN</sub> = 1.1 V	T <sub>A</sub> = 25°C, I = 100 mA		110		1
Output discharge path	EN = low	V <sub>IN</sub> = 3.3 V, NCP435 only		65	90	Ω
Output rise time	V <sub>IN</sub> = 3.3 V	$C_{LOAD}$ = 1 $\mu$ F, $R_{LOAD}$ = 25 $\Omega$ (Note 8)	35	61	90	μs
Output fall time	V <sub>IN</sub> = 3.3 V	$C_{LOAD}$ = 1 $\mu$ F, $R_{LOAD}$ = 25 $\Omega$ (Note 8)	20	42	70	μs
Gate turn on	V <sub>IN</sub> = 3.3 V	Gate turn on + Output rise time	65	126	190	μS
Enable time	V <sub>IN</sub> = 3.3 V	From EN low to high to V <sub>OUT</sub> = 10% of fully on	30	66	100	μs
High-level input voltage			0.9			V
Low-level input voltage					0.5	V
Pull down resistor				5.1	7	МΩ
IT CURRENT						
Command assumentia	V <sub>IN</sub> = 3.3 V, EN = low, No load			0.15	0.6	μΑ
Current consumption	V <sub>IN</sub> = 3.3 V, EN = high, No load			0.3	0.6	μΑ
	Static drain-source on- state resistance  Output discharge path Output rise time  Output fall time  Gate turn on Enable time  High-level input voltage Low-level input voltage Pull down resistor	Static drain–source on– state resistance	Static drain–source onstate resistance $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Parameters are guaranteed for C<sub>LOAD</sub> and R<sub>LOAD</sub> connected to the OUT pin with respect to the ground
 Guaranteed by design and characterization, not production tested.

## **TIMINGS**




Figure 3. Enable, Rise and fall time

### **TYPICAL CHARACTERISTICS**




Figure 4.  ${\rm R_{DS(on)}}\,({\rm m}\Omega)$  vs.  ${\rm V_{IN}}$  (V) from 1 V to 2. 6 V




Figure 6.  $\rm R_{DS(on)}\,(m\Omega)$  vs.  $\rm I_{load}\,(mA)$ 




Figure 5.  ${\rm R_{DS(on)}\,(m\Omega)}$  vs.  ${\rm V_{IN}}$  (V) from 1 V to 4 V




Figure 7.  $R_{DS(on)}$  (m $\Omega$ ) vs. Temperature (°C)




Figure 8. R<sub>DS(on)</sub> (m $\Omega$ ) vs. Temperature (°C) at 1.2 V and 3.6 V




Figure 9.  $R_{DS(on)}$  (m $\Omega$ ) vs. Current (mA)




Figure 10. Standby Current ( $\mu$ A) versus V<sub>IN</sub> (V), No Load




Figure 11. Standby Current ( $\mu$ A) versus V<sub>IN</sub> (V), V<sub>OUT</sub> Short to GND




Figure 12. Quiescent Current ( $\mu A$ ) versus  $V_{IN}$  (V), No Load




Figure 13. Enable Time, Rise Time, and Ton Time




Figure 14. Disable Time, Fall Time and Toff Time

#### **FUNCTIONAL DESCRIPTION**

#### Overview

The NCP434 – NCP435 are high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a range of battery from 1.0 V to 4 V.

#### **Enable Input**

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of  $V_{\text{IN}}$  of 1.0 V and EN forced to high level.

#### Auto Discharge (NCP435 Only)

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path ( Pull down NMOS) stays activated as long as EN pin is set at low level and  $V_{\rm IN}$  > 1.0 V.

In order to limit the current across the internal discharge NMOSFET, the typical value is set at 65  $\Omega$ .

## **CIN** and **COUT** Capacitors

IN and OUT, 1  $\mu$ F, at least, capacitors must be placed as close as possible the part for stability improvement.

#### **APPLICATION INFORMATION**

#### **Power Dissipation**

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

$$P_{D} = R_{DS(on)} \times (I_{OUT})^{2}$$

 $P_D$  = Power dissipation (W)

 $R_{DS(on)}$  = Power MOSFET on resistance ( $\Omega$ )

 $I_{OUT}$  = Output current (A)

$$\mathsf{T}_\mathsf{J} = \mathsf{R}_\mathsf{D} \times \mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}} + \mathsf{T}_\mathsf{A}$$

 $T_J$  = Junction temperature (°C)

 $R_{\theta JA}$  = Package thermal resistance (°C/W)

 $T_A$  = Ambient temperature (°C)

#### **PCB** Recommendations

The NCP434 – NCP435 integrate an up to 2 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the  $R_{\theta JA}$  of the package can be decreased, allowing higher power dissipation.




Figure 15. Routing Example 1 oz, 2 Layers, 100°C/W




Figure 16. Routing Example 2 oz, 4 Layers, 60°C/W

## **Example of Application Definition**

$$T_J - T_A = R_{\theta JA} \times P_D = R_{\theta JA} \times R_{DS(on)} \times I^2$$

T<sub>J</sub>: Junction Temperature.

T<sub>A</sub>: Ambient Temperature.

 $R_{\theta}$  = Thermal resistance between IC and air, through PCB.  $R_{DS(on)}$ : intrinsic resistance of the IC MOSFET.

I: load DC current.

Taking into account of  $R_{\theta}$  obtain with:

• 1 oz, 2 layers: 100°C/W.

At 2 A, 25°C ambient temperature,  $R_{DS(on)}$  44 m $\Omega$  @  $V_{IN}$  1.8 V, the junction temperature will be:

$$T_J = R_{\theta JA} \times P_D = 25 + (0.044 \times 2^2) \times 100 = 46^{\circ}C$$

Taking into account of  $Rt_{\theta}$  obtain with:

• 2 oz, 4 layers: 60°C/W.

At 2 A, 25°C ambient temperature,  $R_{DS(on)}$  44 m $\Omega$  @  $V_{IN}$  1.8 V, the junction temperature will be:

$$T_J = T_A + R_\theta \times P_D = 25 + (0.044 \times 2^2) \times 60 = 35.5^{\circ}C$$


#### **ORDERING INFORMATION**


Device	Marking	Package	Shipping <sup>†</sup>		
NCP434FCT2G	AJ	WLCSP 0.96 x 0.96 mm (Pb-Free)	3000 / Tape & Reel		
NCP435FCT2G	АН	WLCSP 0.96 x 0.96 mm (Pb-Free)	3000 / Tape & Reel		


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### WLCSP4, 0.96x0.96 CASE 567FG ISSUE O








#### NOTES:

- DIMENSIONING AND TOLERANCING PER
  ASME V14 5M 1994
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
- 3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.54	0.63		
A1	0.22	0.28		
A2	0.33 REF			
b	0.29	0.34		
D	0.96 BSC			
E	0.96 BSC			
е	0.50 BSC			

# RECOMMENDED SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor akes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold

N. American Technical Support: 800-282-9855 Toll Free

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative