3MHz, 1.2A Synchronous Buck Converter

High Efficiency, Low Ripple, Adjustable Output Voltage

The NCP6332B/C, a family of synchronous buck converters, which is optimized to supply different sub systems of portable applications powered by one cell Li-ion or three cell Alkaline/NiCd/NiMH batteries. The devices are able to deliver up to 1.2 A on an external adjustable voltage. Operation with 3 MHz switching frequency allows employing small size inductor and capacitors. Input supply voltage feedforward control is employed to deal with wide input voltage range. Synchronous rectification and automatic PWM/PFM power save mode offer improved system efficiency. The NCP6332B/C is in a space saving, low profile 2.0 x 2.0 x 0.75 mm WDFN-8 package.

Features

- 2.3 V to 5.5 V Input Voltage Range
- External Adjustable Voltage
- Up to 1.2 A Output Current
- 3 MHz Switching Frequency
- Synchronous Rectification
- Automatic Power Save (NCP6332B) or External Mode Selection (NCP6332C)
- Enable Input
- Power Good Output Option (NCP6332B)
- Soft Start
- Over Current Protection
- Active Discharge When Disabled
- Thermal Shutdown Protection
- WDFN-8, 2 x 2 mm, 0.5 mm Pitch Package
- Maximum 0.8mm Height for Super Thin Applications
- This is a Pb-Free Device

Typical Applications

- Cellular Phones, Smart Phones, and PDAs
- Portable Media Players
- Digital Still Cameras
- Wireless and DSL Modems
- USB Powered Devices
- Point of Load
- Game and Entertainment System



ON Semiconductor®

http://onsemi.com



WDFN8 CASE 511BE




Ax = Specific Device Code

M = Date Code = Pb-Free Package

■ = Pb=Free Package

(*Note: Microdot may be in either location)

PINOUT



ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 2 of this data sheet.

Figure 1. Typical Application Circuits

PIN DESCRIPTION

| Pin | Name | Туре | Description |
|-----|---------|-------------------|--|
| 1 | PGND | Power Ground | Power Ground for power, analog blocks. Must be connected to the system ground. |
| 2 | SW | Power Output | Switch Power pin connects power transistors to one end of the inductor. |
| 3 | AGND | Analog Ground | Analog Ground analog and digital blocks. Must be connected to the system ground. |
| 4 | FB | Analog Input | Feedback Voltage from the buck converter output. This is the input to the error amplifier. This pin is connected to the resistor divider network between the output and AGND. |
| 5 | EN | Digital Input | Enable of the IC. High level at this pin enables the device. Low level at this pin disables the device. |
| 6 | PG/MODE | Digital Output | PG pin is for NCP6332B with Power Good option. It is open drain output. Low level at this pin indicates the device is not in power good, while high impedance at this pin indicates the device is in power good. MODE pin is for NCP6332C with mode external selection option. High level at this pin forces the device to operate in forced PWM mode. Low level at this pin enables the device to operate in automatic PFM/PWM mode for power saving function. |
| 7 | AVIN | Analog Input | Analog Supply. This pin is the analog and the digital supply of the device. An optional 1 μ F or larger ceramic capacitor bypasses this input to the ground. This capacitor should be placed as close as possible to this input. |
| 8 | PVIN | Power Input | Power Supply Input. This pin is the power supply of the device. A 10 μ F or larger ceramic capacitor must bypass this input to the ground. This capacitor should be placed as close a possible to this input. |
| 9 | PAD | Exposed Pad | Exposed Pad. Must be soldered to system ground to achieve power dissipation performances. This pin is internally unconnected |

ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|-----------------|---------|--------------------|-----------------------|
| NCP6332BMTAATBG | AF | WDFN8 (Pb-Free) | 3000 / Tape & Reel |
| NCP6332CMTAATBG | AE | WDFN8 (Pb-Free) | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 2. Functional Block Diagram

MAXIMUM RATINGS

| | | Va | | |
|--|----------------------|------|------|------|
| Rating | Symbol | Min | Max | Unit |
| Input Supply Voltage to GND | V_{PVIN}, V_{AVIN} | -0.3 | 7.0 | V |
| Switch Node to GND | V _{SW} | -0.3 | 7.0 | V |
| EN, PG/MODE to GND | V_{EN}, V_{PG} | -0.3 | 7.0 | V |
| FB to GND | V_{FB} | -0.3 | 2.5 | V |
| Human Body Model (HBM) ESD Rating are (Note 1) | ESD HBM | | 2000 | V |
| Machine Model (MM) ESD Rating (Note 1) | ESD MM | | 200 | V |
| Latchup Current (Note 2) | I _{LU} | -100 | 100 | mA |
| Operating Junction Temperature Range (Note 3) | TJ | -40 | 125 | °C |
| Operating Ambient Temperature Range | T _A | -40 | 85 | °C |
| Storage Temperature Range | T _{STG} | -55 | 150 | °C |
| Thermal Resistance Junction-to-Top Case (Note 4) | $R_{	heta JC}$ | 12 | | °C/W |
| Thermal Resistance Junction-to-Board (Note 4) | $R_{	hetaJB}$ | 30 | | °C/W |
| Thermal Resistance Junction-to-Ambient (Note 4) | $R_{	heta JA}$ | 62 | | °C/W |
| Power Dissipation (Note 5) | P_{D} | 1.6 | | W |
| Moisture Sensitivity Level (Note 6) | MSL | | 1 | - |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22-A114. Machine Model (MM) ±200 V per JEDEC standard: JESD22-A115.
- 2. Latchup Current per JEDEC standard: JESD78 Class II.
- 3. The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.
- 4. The thermal resistance values are dependent of the PCB heat dissipation. Board used to drive these data was an 80 x 50 mm NCP6332EVB board. It is a multilayer board with 1 once internal power and ground planes and 2–once copper traces on top and bottom of the board. If the copper trances of top and bottom are 1 once too, R_{θJC} = 11°C/W, R_{θJB} = 30°C/W, and R_{θJA} = 72°C/W.
- 5. The maximum power dissipation (PD) is dependent on input voltage, maximum output current and external components selected.
- Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

ELECTRICAL CHARACTERISTICS (V_{IN} = 3.6 V, V_{OUT} = 1.8 V, L = 1 $~\mu$ H, C = 10 $~\mu$ F, typical values are referenced to T_J = 25°C, Min and Max values are referenced to T_J up to 125°C, unless other noted.)

| Symbol | Characteristics | Test Conditions | Min | Тур | Max | Unit |
|---------------------|--|---|--------|------------|-----------------|----------|
| SUPPLY VO | DLTAGE | | | _ | | |
| V_{IN} | Input Voltage V _{IN} Range | (Note 10) | 2.3 | _ | 5.5 | V |
| SUPPLY CL | JRRENT | | | | | |
| ΙQ | V _{IN} Quiescent Supply Current | EN high, no load, no switching, PFM Mode EN high, no load, Forced PWM Mode | - - | 30 5 | - - | μA mA |
| I _{SD} | V _{IN} Shutdown Current | EN low | - | _ | 1 | μΑ |
| OUTPUT V | DLTAGE | | | | | |
| V _{OUT} | Output Voltage Range | (Note 7) | 0.6 | _ | V _{IN} | V |
| V_{FB} | FB Voltage | PWM Mode | 594 | 600 | 606 | mV |
| | FB Voltage in Load Regulation | $V_{IN} = 3.6 \text{ V, } I_{OUT} \text{ from 200 mA to } I_{OUTMAX}, \\ \text{PWM mode (Note 7)}$ | - | -0.5 | _ | %/A |
| | FB Voltage in Line Regulation | I_{OUT} = 200 mA, V_{IN} from MAX (V_{NOM} + 0.5 V, 2.3 V) to 5.5 V, PWM mode (Note 7) | - | 0 | _ | %/V |
| D _{MAX} | Maximum Duty Cycle | (Note 7) | - | 100 | - | % |
| OUTPUT C | JRRENT | | | | • | |
| I _{OUTMAX} | Output Current Capability | (Note 7) | 1.2 | _ | - | Α |
| I _{LIM} | Output Peak Current Limit | | 1.5 | 1.9 | 2.2 | Α |
| VOLTAGE N | MONITOR | | | | - | 3 |
| V _{INUV} _ | V _{IN} UVLO Falling Threshold | | _ | _ | 2.3 | V |
| V _{INHYS} | V _{IN} UVLO Hysteresis | | 60 | _ | 200 | mV |
| V_{PGL} | Power Good Low Threshold | V _{OUT} falls down to cross the threshold (percentage of FB voltage) (Note 8) | 87 | 90 | 92 | % |
| V _{PGHYS} | Power Good Hysteresis | V _{OUT} rises up to cross the threshold (percentage of Power Good Low Threshold (V _{PGL}) voltage) (Note 8) | | 3 | 5 | % |
| Td _{PGH1} | Power Good High Delay in Start Up | From EN rising edge to PG going high. (Note 8) | - | 1.15 | - | ms |
| Td _{PGL1} | Power Good Low Delay in Shut Down | From EN falling edge to PG going low. (Notes 7 and 8) | - | 8 | - | μs |
| Td _{PGH} | Power Good High Delay in Regulation | From V _{FB} going higher than 95% nominal level to PG going high. Not for the first time in start up. (Notes 7 and 8) | - | 5 | - | μs |
| Td _{PGL} | Power Good Low Delay in Regulation | From V _{FB} going lower than 90% nominal level to PG going low. (Notes 7 and 8) | - | 8 | _ | μs |
| VPG_L | Power Good Pin Low Voltage | Voltage at PG pin with 5 mA sink current (Note 8) | - | - | 0.3 | V |
| PG_LK | Power Good Pin Leakage Current | 3.6 V at PG pin when power good valid (Note 8) | - | - | 100 | nA |
| INTEGRATE | ED MOSFETs | | | | | |
| R _{ON_H} | High-Side MOSFET ON Resistance | V _{IN} = 3.6 V (Note 9) V _{IN} = 5 V (Note 9) | - | 140 130 | 200 - | mΩ |
| R _{ON_L} | Low-Side MOSFET ON Resistance | V _{IN} = 3.6 V (Note 9) V _{IN} = 5 V (Note 9) | - | 110 100 | 140 - | mΩ |
| | I | | | | | |

Guaranteed by design, not tested in production.
 Power Good function is for NCP6332B devices only.
 Maximum value applies for T_J = 85°C.
 Operation above 5.5 V input voltage for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (V_{IN} = 3.6 V, V_{OUT} = 1.8 V, L = 1 $\,\mu$ H, C = 10 $\,\mu$ F, typical values are referenced to T_J = 25°C, Min and Max values are referenced to T_J up to 125°C, unless other noted.)

| Symbol | Characteristics | Test Conditions | Min | Тур | Max | Unit | | | | |
|------------------------|--------------------------------------|--|-----|-----|-----|------|--|--|--|--|
| SWITCHING | SWITCHING FREQUENCY | | | | | | | | | |
| F _{SW} | Normal Operation Frequency | | 2.7 | 3.0 | 3.3 | MHz | | | | |
| SOFT STAR | т | | | | | | | | | |
| T _{SS} | Soft-Start Time | Time from EN to 90% of output voltage target | - | 0.4 | 1 | ms | | | | |
| CONTROL L | OGIC | | | | | | | | | |
| V _{EN_H} | EN Input High Voltage | | 1.1 | - | - | V | | | | |
| V _{EN_L} | EN Input Low Voltage | | - | - | 0.4 | V | | | | |
| V _{EN_HYS} | EN Input Hysteresis | | - | 270 | - | mV | | | | |
| I _{EN_BIAS} | EN Input Bias Current | | | 0.1 | 1 | μΑ | | | | |
| V _{MODE_H} | MODE Input High Voltage | (Note 11) | 1.1 | - | - | V | | | | |
| V_{MODE_L} | MODE Input Low Voltage | (Note 11) | _ | - | 0.4 | V | | | | |
| V _{MODE_HYS} | MODE Input Hysteresis | (Note 11) | _ | 270 | - | mV | | | | |
| I _{MODE_BIAS} | MODE Input Bias Current | (Note 11) | | 0.1 | 1 | μΑ | | | | |
| OUTPUT AC | CTIVE DISCHARGE | | | | | | | | | |
| R_DIS | Internal Output Discharge Resistance | from SW to PGND | 75 | 500 | 700 | Ω | | | | |
| THERMAL S | SHUTDOWN | | | | | | | | | |
| T_{SD} | Thermal Shutdown Threshold | | _ | 150 | - | °C | | | | |
| T _{SD_HYS} | Thermal Shutdown Hysteresis | | _ | 25 | - | °C | | | | |

^{11.} Mode function is for NCP6332C devices only.

TYPICAL OPERATING CHARACTERESTICS




Figure 3. Standby Current vs. Input Voltage (EN = Low, $T_A = 25$ °C)




Figure 4. Standby Current vs. Temperature (EN = Low, V_{IN} = 3.6 V)




Figure 5. Quiescent Current vs. Input Voltage (EN = High, Open Loop, V_{OUT} = 1.8 V, T_A = 25°C)




Figure 6. Quiescent Current vs. Temperature (EN = High, Open Loop, V_{OUT} = 1.8 V, V_{IN} = 3.6 V)




Figure 7. Efficiency vs. Output Current and Input Voltage (V_{OUT} = 1.05 V, T_A = 25°C)




Figure 8. Efficiency vs. Output Current and Input Voltage (V_{OUT} = 1.8 V, T_A = 25°C)

TYPICAL OPERATING CHARACTERESTICS




Figure 9. Efficiency vs. Output Current and Input Voltage (V_{OUT} = 3.3 V, T_A = 25°C)




Figure 10. Efficiency vs. Output Current and Input Voltage (V_{OUT} = 4 V , T_A = 25°C)




Figure 11. Load Regulation vs. Output Current and Input Voltage (V_{OUT} = 1.8 V, T_A = 25°C)




Figure 12. Load Regulation vs. Output Current and Temperature (V_{IN} = 3.6 V, V_{OUT} = 1.8 V).




Figure 13. Output Ripple Voltage in PWM Mode (V_{IN} = 3.6 V, V_{OUT} = 1.8 V, I_{OUT} = 1 A, L=1 μ H, C_{OUT} = 10 μ F)




Figure 14. Output Ripple Voltage in PFM Mode (V_{IN} = 3.6 V, V_{OUT} = 1.8 V, I_{OUT} = 10 mA, L=1 μ H, C_{OUT} = 10 μ F)

TYPICAL OPERATING CHARACTERESTICS





Figure 15. Load Transient Response (V_{IN} = 3.6 V, V_{OUT} = 1.8 V, I_{OUT} = 200 mA to 1200 mA, L = 1 μ H, C_{OUT} = 10 μ F)

Figure 16. Power Up Sequence and Inrush Current in Input (V_{IN} = 3.6 V, V_{OUT} = 1.8 V, I_{OUT} = 0 A, L = 1 μ H, C_{OUT} = 10 μ F)






Figure 17. Power Up Sequence and Power Good (V_{IN} = 3.6 V, V_{OUT} = 1.8 V, I_{OUT} = 0 A, L = 1 μ H, C_{OUT} = 10 μ F)

Figure 18. Power Down Sequence and Active Output Discharge (V_{IN} = 3.6 V, V_{OUT} = 1.8 V, I_{OUT} = 0 A, L = 1 μ H, C_{OUT} = 10 μ F)

DETAILED DESCRIPTION

General

The NCP6332B/C, a family of voltage-mode synchronous buck converters, which is optimized to supply different sub-systems of portable applications powered by one cell Li-ion or three cell Alkaline/NiCd/NiMH batteries. The devices are able to deliver up to 1.2 A on an external adjustable voltage. Operation with 3 MHz switching frequency allows employing small size inductor and capacitors. Input supply voltage feedforward control is employed to deal with wide input voltage range. Synchronous rectification and automatic PWM/PFM power save mode offer improved system efficiency.

Operation Mode Selection (NCP6332C)

For NCP6332C with an external mode selection option, high level (above 1.1 V) at MODE pin forces the device to operate in forced PWM mode. Low level (below 0.4 V) at this pin enables the device to operate in automatic PFM/PWM mode for power saving function.

PWM Mode Operation

In medium and heavy load range, the inductor current is continuous and the device operates in PWM mode with fixed switching frequency, which has a typical value of 3 MHz. In this mode, the output voltage is regulated by on–time pulse width modulation of an internal P–MOSFET. An internal N–MOSFET operates as synchronous rectifier and its turn–on signal is complimentary to that of the P–MOSFET.

PFM Mode Operation

In light load range, the inductor current becomes discontinuous and the device automatically operates in PFM mode with an adaptive fixed on time and variable switching frequency. In this mode, the output voltage is regulated by pulse frequency modulation of the internal P–MOSFET, and the switching frequency is almost proportional to the loading current. The internal N–MOSFET operates as synchronous rectifier after each on pulse of the P–MOSFET with a very small negative current limit. When the load increases and the inductor current becomes continuous, the controller automatically turns back to the fixed–frequency PWM mode operation.

Undervoltage Lockout

The input voltage VIN must reach or exceed 2.4 V (typical) before the NCP6332B/C enables the converter output to begin the start up sequence. The UVLO threshold hysteresis is typically 100 mV.

Enable

The NCP6332B/C has an enable logic input pin EN. A high level (above 1.1 V) on this pin enables the device to active mode. A low level (below 0.4 V) on this pin disables the device and makes the device in shutdown mode. There is an internal filter with 5 μ s time constant. The EN pin is pulled down by an internal 10 nA sink current source. In most of applications, the EN signal can be programmed independently to VIN power sequence.




Figure 19. Power Good and Active Discharge Timing Diagram

Power Good Output (NCP6332B)

For NCP6332B with a power good output, the device monitors the output voltage and provides a power good output signal at the PG pin. This pin is an open-drain output pin. To indicate the output of the converter is established, a power good signal is available. The power good signal is low when EN is high but the output voltage has not been established. Once the output voltage of the converter drops out below 90% of its regulation during operation, the power good signal is pulled low and indicates a power failure. A 5%

hysteresis is required on power good comparator before signal going high again.

Soft-Start

A soft start limits inrush current when the converter is enabled. After a minimum 300 μ s delay time following the enable signal, the output voltage starts to ramp up in 100 μ s (for external adjustable voltage devices) or with a typical 10 V/ms slew rate (for fixed voltage devices).

Active Output Discharge

An output discharge operation is active in when EN is low. A discharge resistor (500 Ω typical) is enabled in this condition to discharge the output capacitor through SW pin.

Cycle-by-Cycle Current Limitation

The NCP6332B/C protects the device from over current with a fixed-value cycle-by-cycle current limitation. The

typical peak current limit ILMT is 1.6 A. If inductor current exceeds the current limit threshold, the P-MOSFET will be turned off cycle-by-cycle. The maximum output current can be calculated by

$$I_{MAX} = I_{LMT} - \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{2 \cdot V_{IN} \cdot f_{SW} \cdot L}$$
 (eq. 1)

where VIN is input supply voltage, VOUT is output voltage, L is inductance of the filter inductor, and f_{SW} is 3 MHz normal switching frequency.

Thermal Shutdown

The NCP6332B/C has a thermal shutdown protection to protect the device from overheating when the die temperature exceeds 150°C. After the thermal protection is triggered, the fault state can be ended by re–applying VIN and/or EN when the temperature drops down below 125°C.

APPLICATION INFORMATION

Output Filter Design Considerations

The output filter introduces a double pole in the system at a frequency of

$$f_{LC} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C}}$$
 (eq. 2)

The internal compensation network design of the NCP6332B/C is optimized for the typical output filter comprised of a 1.0 μH inductor and a 10 μF ceramic output capacitor, which has a double pole frequency at about 50 kHz. Other possible output filter combinations may have a double pole around 50 kHz to have optimum operation with the typical feedback network. Normal selection range of the inductor is from 0.47 μH to 4.7 μH , and normal selection range of the output capacitor is from 4.7 μF to 22 μF .

Inductor Selection

The inductance of the inductor is determined by given peak-to-peak ripple current IL_PP of approximately 20%

to 50% of the maximum output current IOUT_MAX for a trade-off between transient response and output ripple. The inductance corresponding to the given current ripple is

$$L = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot I_{LPP}}$$
 (eq. 3)

The selected inductor must have high enough saturation current rating to be higher than the maximum peak current that is

$$I_{L_MAX} = I_{OUT_MAX} + \frac{I_{L_PP}}{2}$$
 (eq. 4)

The inductor also needs to have high enough current rating based on temperature rise concern. Low DCR is good for efficiency improvement and temperature rise reduction. Table 1 shows some recommended inductors for high power applications and Table 2 shows some recommended inductors for low power applications.

Table 1. LIST OF RECOMMENDED INDUCTORS FOR HIGH POWER APPLICATIONS

| Manufacturer | Part Number | Case Size (mm) | L (μH) | Rated Current (mA) (Inductance Drop) | Structure |
|--------------|----------------|-------------------|--------|---|------------|
| MURATA | LQH44PN2R2MP0 | 4.0 x 4.0 x 1.8 | 2.2 | 2500 (-30%) | Wire Wound |
| MURATA | LQH44PN1R0NP0 | 4.0 x 4.0 x 1.8 | 1.0 | 2950 (-30%) | Wire Wound |
| MURATA | LQH32PNR47NNP0 | 3.0 x 2.5 x 1.7 | 0.47 | 3400 (-30%) | Wire Wound |

Table 2. LIST OF RECOMMENDED INDUCTORS FOR LOW POWER APPLICATIONS

| Manufacturer | Part Number | Case Size (mm) | L (μH) | Rated Current (mA) (Inductance Drop) | Structure |
|--------------|-----------------|-------------------|--------|---|------------|
| MURATA | LQH44PN2R2MJ0 | 4.0 x 4.0 x 1.1 | 2.2 | 1320 (–30%) | Wire Wound |
| MURATA | LQH44PN1R0NJ0 | 4.0 x 4.0 x 1.1 | 1.0 | 2000 (–30%) | Wire Wound |
| TDK | VLS201612ET-2R2 | 2.0 x 1.6 x 1.2 | 2.2 | 1150 (–30%) | Wire Wound |
| TDK | VLS201612ET-1R0 | 2.0 x 1.6 x 1.2 | 1.0 | 1650 (–30%) | Wire Wound |

Output Capacitor Selection

The output capacitor selection is determined by output voltage ripple and load transient response requirement. For a given peak-to-peak ripple current IL_PP in the inductor of the output filter, the output voltage ripple across the output capacitor is the sum of three ripple components as below.

$$V_{OUT_PP} \approx V_{OUT_PP(C)} + V_{OUT_PP(ESR)} + V_{OUT_PP(ESL)}$$
(eq. 5)

where VOUT_PP(C) is a ripple component by an equivalent total capacitance of the output capacitors, VOUT_PP(ESR) is a ripple component by an equivalent ESR of the output capacitors, and VOUT_PP(ESL) is a ripple component by an equivalent ESL of the output capacitors. In PWM

operation mode, the three ripple components can be obtained by

$$V_{OUT_PP(C)} = \frac{I_{L_PP}}{8 \cdot C \cdot f_{SW}}$$
 (eq. 6)

$$V_{OUT_PP(ESR)} = I_{L_PP} \cdot ESR$$
 (eq. 7)

$$V_{OUT_PP(ESL)} = \frac{ESL}{ESL + L} \cdot V_{IN}$$
 (eq. 8)

and the peak-to-peak ripple current is

$$I_{L_PP} = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot L}$$
 (eq. 9)

In applications with all ceramic output capacitors, the main ripple component of the output ripple is VOUT_PP(C). So that the minimum output capacitance can be calculated regarding to a given output ripple requirement VOUT PP in PWM operation mode.

$$C_{MIN} = \frac{I_{L_PP}}{8 \cdot V_{OUTPP} \cdot f_{SW}}$$
 (eq. 10)

Input Capacitor Selection

One of the input capacitor selection guides is the input voltage ripple requirement. To minimize the input voltage ripple and get better decoupling in the input power supply rail, ceramic capacitor is recommended due to low ESR and ESL. The minimum input capacitance regarding to the input ripple voltage VIN PP is

$$C_{\text{IN_MIN}} = \frac{I_{\text{OUT_MAX}} \cdot (D - D^2)}{V_{\text{IN_PP}} \cdot f_{\text{SW}}}$$
 (eq. 11)

where

$$D = \frac{V_{OUT}}{V_{IN}}$$
 (eq. 12)

In addition, the input capacitor needs to be able to absorb the input current, which has a RMS value of

$$I_{\text{IN_RMS}} = I_{\text{OUT_MAX}} \cdot \sqrt{D - D^2} \qquad \text{(eq. 13)}$$

The input capacitor also needs to be sufficient to protect the device from over voltage spike, and normally at least a 4.7 μ F capacitor is required. The input capacitor should be located as close as possible to the IC on PCB.

Table 3. LIST OF RECOMMENDED INPUT CAPACITORS AND OUTPUT CAPACITORS

| Manufacturer | Part Number | Case Size | Height Max (mm) | C (μF) | Rated Voltage (V) | Structure |
|--------------|------------------------|--------------|--------------------|--------|-------------------------|-----------|
| MURATA | GRM21BR60J226ME39, X5R | 0805 | 1.4 | 22 | 6.3 | MLCC |
| TDK | C2012X5R0J226M, X5R | 0805 | 1.25 | 22 | 6.3 | MLCC |
| MURATA | GRM21BR61A106KE19, X5R | 0805 | 1.35 | 10 | 10 | MLCC |
| TDK | C2012X5R1A106M, X5R | 0805 | 1.25 | 10 | 10 | MLCC |
| MURATA | GRM188R60J106ME47, X5R | 0603 | 0.9 | 10 | 6.3 | MLCC |
| TDK | C1608X5R0J106M, X5R | 0603 | 0.8 | 10 | 6.3 | MLCC |
| MURATA | GRM188R60J475KE19, X5R | 0603 | 0.87 | 4.7 | 6.3 | MLCC |

Design of Feedback Network

For NCP6332B/C devices with an external adjustable output voltage, the output voltage is programmed by an external resistor divider connected from V_{OUT} to FB and then to AGND, as shown in the typical application schematic Figure 1(a). The programmed output voltage is

$$V_{OUT} = V_{FB} \cdot \left(1 + \frac{R_1}{R_2}\right)$$
 (eq. 14)

where V_{FB} is equal to the internal reference voltage 0.6 V, R1 is the resistance from V_{OUT} to FB, which has a normal value range from 50 k Ω to 1 M Ω and a typical value of

220 k Ω for applications with the typical output filter. R2 is the resistance from FB to AGND, which is used to program the output voltage according to equation (14) once the value of R1 has been selected. A capacitor Cfb needs to be employed between the V_{OUT} and FB in order to provide feedforward function to achieve optimum transient response. Normal value range of Cfb is from 0 to 100 pF, and a typical value is 15 pF for applications with the typical output filter and R1 = 220 k Ω .

Table 4 provides reference values of R1 and Cfb in case of different output filter combinations. The final design may need to be fine tuned regarding to application specifications.

Table 4. Reference Values of Feedback Networks (R1 and Cfb) for Output Filter Combinations (L and C)

| R1 (kΩ) | | L (μH) | | | | | | |
|----------|-----|--------|------|-----|-----|-----|-----|--|
| Cfb (pF) | | 0.47 | 0.68 | 1 | 2.2 | 3.3 | 4.7 | |
| | 4.7 | 220 | 220 | 220 | 220 | 330 | 330 | |
| | 4.7 | 3 | 5 | 8 | 15 | 15 | 22 | |
| 0 (5) | | 220 | 220 | 220 | 220 | 330 | 330 | |
| C (μF) | | 8 | 10 | 15 | 27 | 27 | 39 | |
| | | 220 | 220 | 220 | 220 | 330 | 330 | |
| | 22 | 15 | 22 | 27 | 39 | 47 | 56 | |

LAYOUT CONSIDERATIONS

Electrical Layout Considerations

Good electrical layout is a key to make sure proper operation, high efficiency, and noise reduction. Electrical layout guidelines are:

- Use wide and short traces for power paths (such as PVIN, VOUT, SW, and PGND) to reduce parasitic inductance and high-frequency loop area. It is also good for efficiency improvement.
- The device should be well decoupled by input capacitor and input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission.
- SW node should be a large copper pour, but compact because it is also a noise source.
- It would be good to have separated ground planes for PGND and AGND and connect the two planes at one point. Directly connect AGND pin to the exposed pad and then connect to AGND ground plane through vias. Try best to avoid overlap of input ground loop and output ground loop to prevent noise impact on output regulation.

 Arrange a "quiet" path for output voltage sense and feedback network, and make it surrounded by a ground plane.

Thermal Layout Considerations

Good thermal layout helps high power dissipation from a small package with reduced temperature rise. Thermal layout guidelines are:

- The exposed pad must be well soldered on the board.
- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- More free vias are welcome to be around IC and/or underneath the exposed pad to connect the inner ground layers to reduce thermal impedance.
- Use large area copper especially in top layer to help thermal conduction and radiation.
- Do not put the inductor to be too close to the IC, thus the heat sources are distributed.





Figure 20. Recommended PCB Layout for Application Boards

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative