

10-BIT μ P-COMPATIBLE D/A CONVERTER**NE5020****DESCRIPTION**

The NE5020 is a microprocessor-compatible monolithic 10-bit digital to analog converter subsystem. This device offers 10-bit resolution and $\pm 0.1\%$ accuracy and monotonicity guaranteed over full operating temperature range.

Low loading latches, adjustable logic thresholds and addressing capability allow the NE5020 to directly interface with most microprocessor and logic controlled systems.

The NE5020 contains internal voltage reference, DAC switches and resistor ladder. Also, the input buffer and output summing amplifier are included. In addition, the matched application resistors for scaling either unipolar or bipolar output values are included on a single monolithic chip.



The result is a near minimum component count 10-bit resolution DAC system.

FEATURES

- 10-bit resolution
- Guaranteed monotonicity over operating range
- $\pm 0.1\%$ relative accuracy
- Unipolar (0V to +10V) and Bipolar (± 5 V) output range
- Logic bus compatible
- 5 μ sec settling time

APPLICATIONS

- Precision 10-bit D/A converters
- 10-bit Analog to Digital converters
- Programmable power supplies
- Test equipment
- Measurement instruments

PIN CONFIGURATION**BLOCK DIAGRAM**

10-BIT μ P-COMPATIBLE D/A CONVERTER**NE5020****ABSOLUTE MAXIMUM RATINGS**

PARAMETER		RATING	UNIT
V_{CC+}	Positive supply voltage	18	V
V_{CC-}	Negative supply voltage	-18	V
V_{IN}	Logic input voltage	0 to 18	V
$V_{REF IN}$	Voltage at +VREF input	12	V
$V_{REF ADJ}$	Voltage at VREF adjust	0 to V_{REF}	V
V_{SUM}	Voltage at sum node	12	V
I_{REFSC}	Short-circuit current to ground at $V_{REF OUT}$	Continuous	
I_{OUTSC}	Short-circuit current to ground or either supply at V_{OUT}	Continuous	
P_D	Power dissipation*		
	-N package	800	mW
	F package	1000	mW
T_A	Operating temperature range		
	NE5020	0 to +70	°C
T_{STG}	Storage temperature range	-65 to +150	°C
T_{SOLD}	Lead soldering temperature (10 seconds)	300	°C

*NOTES

For N package, derate at 120°C/W above 35°C

For F package, derate at 75°C/W above 75°C

DC ELECTRICAL CHARACTERISTICS $V_{CC+} = +15V$, $V_{CC-} = -15V$, $0^\circ C \leq T_A \leq 70^\circ C$ unless otherwise specified.¹

Typical values are specified at 25°C

PARAMETER		TEST CONDITIONS	NE5020			UNIT
			Min	Typ	Max	
Resolution					10	Bits
Monotonicity					10	Bits
Relative accuracy					± 0.1	%FS
V_{CC+}	Positive supply voltage		11.4	15	16.5	V
V_{CC-}	Negative supply voltage		-11.4	-15	-16.5	V
$V_{IN(1)}$	Logic "1" input voltage	Pin 1 = 0V	2.0			V
$V_{IN(0)}$	Logic "0" input voltage	Pin 1 = 0V			0.8	V
$I_{IN(1)}$	Logic "1" input current	Pin 1 = 0V, $2V < V_{IN} < 18V$		0.1	10	μA
$I_{IN(0)}$	Logic "0" input current	Pin 1 = 0V, $-5V < V_{IN} < 0.8V$		-2.0	-10	μA
V_{FS}	Full scale output voltage	Unipolar operation $V_{REF IN} = 5.000V$, $T_A = 25^\circ C$	9.5	9.9902	10.5	V
V_{FS}	Full scale output voltage	Bipolar operation $V_{REF IN} = 5.000V$, $T_A = 25^\circ C$	4.5	4.9902	5.5	V
V_{ZS}	Zero scale voltage	Unipolar operation	-5.040	-5.000	-4.960	mV
I_{OS}	Output short circuit current	$T_A = 25^\circ C$ $V_{OUT} = 0V$		± 15	± 40	mA
$PSR^{+}_{(out)}$	Output power supply rejection (+)	$V_- = -15V$, $13.5V \leq V_+ \leq 16.5V$, external $V_{REF IN} = 5.000V$.001	.01	%FS/ %VS
$PSR^{-}_{(out)}$	Output power supply rejection (-)	$V_+ = 15V$, $-13.5V \leq V_- \leq -16.5V$, external $V_{REF IN} = 5.000V$.001	.01	%FS/ %VS
TC_{FS}	Full scale temperature coefficient	$V_{REF IN} = 5.000V$		20		ppmFS/ °C
TC_{ZS}	Zero scale temperature coefficient			5		ppmFS/ °C

NOTE

1. Refer to Figure 2.

10-BIT μ P-COMPATIBLE D/A CONVERTER

NE5020

DC ELECTRICAL CHARACTERISTICS (Cont'd) $V_{CC+} = +15V$, $V_{CC-} = -15V$, $0^{\circ}C \leq T_A \leq 70^{\circ}C$ unless otherwise specified.¹
Typical values are specified at $25^{\circ}C$

PARAMETER		TEST CONDITIONS	NE5020			UNIT
			Min	Typ	Max	
I_{REF}^2	Reference output current	$T_A = 25^{\circ}C$ $V_{REF OUT} = 0V$			3	mA
$I_{REF SC}$	Reference short circuit current			15	30	mA
PSR+REF	Reference power supply rejection (+)	$V- = -15V$, $13.5V \leq V+ \leq 16.5V$, $I_{REF} = 1.0mA$.003	.01	%VR/ %VS
PSR-REF	Reference power supply rejection (-)	$V+ = 15V$, $-13.5V \leq V- \leq 16.5V$, $I_{REF} = 1.0mA$, $T_A = 25^{\circ}C$.003	.01	%VR/ %VS
V_{REF}	Reference voltage	$I_{REF} = 1.0mA$, $T_A = 25^{\circ}C$	4.9	5.0	5.25	V
TC_{REF}	Reference voltage temperature coefficient	$I_{REF} = 1.0mA$		60		ppm/ $^{\circ}C$
Z_{IN}	DAC $V_{REF IN}$ input impedance	$I_{REF} = 1.0mA$		5.0		k Ω
I_{CC+}	Positive supply current	$V_{CC+} = 15V$		7	14	mA
I_{CC-}	Negative supply current	$V_{CC-} = -15V$		-10	-15	mA
P_D	Power dissipation	$I_{REF} = 1.0mA$, $V_{CC} = \pm 15V$		255	435	mW

NOTE

1. Refer to Figure 2.

2. For $I_{REF OUT}$ greater than 3mA, an external buffer is required.

AC ELECTRICAL CHARACTERISTICS³ $V_{CC} = \pm 15V$, $T_A = 25^{\circ}C$

PARAMETER		TO	FROM	TEST CONDITIONS	NE5020			UNIT
					Min	Typ	Max	
T_{SLH}	Settling time	$\pm \frac{1}{2}$ LSB	Input	All bits low to high ⁴		5		μs
T_{SHL}	Settling time	$\pm \frac{1}{2}$ LSB	Input	All bits high to low ⁵		5		μs
t_{plh}	Propagation delay	Output	Input	All bits switched low to high ⁴		300		ns
t_{phl}	Propagation delay	Output	Input	All bits switched high to low ⁵		150		ns
t_{plsb}	Propagation delay	Output	Input	1 LSB change ^{4,5}		150		ns
t_{plh}	Propagation delay	Output	\overline{LE}	low to high transition ⁶		300		ns
t_{phl}	Propagation delay	Output	\overline{LE}	high to low transition ⁷		150		ns
t_s	Set-up time	\overline{LE}	Input	3, 8	100			ns
t_h	Hold time	Input	\overline{LE}	3, 8	50			ns
t_{pw}	Latch enable pulse width			3, 8	150			ns

NOTES

3. Refer to Figure 3.

4. See Figure 6.

5. See Figure 7.

6. See Figure 8.

7. See Figure 9.

8. See Figure 10.

10-BIT μ P-COMPATIBLE D/A CONVERTER

NE5020

DC PARAMETRIC TEST CONFIGURATION




Figure 2

AC PARAMETRIC TEST CONFIGURATION




Figure 3

FULL/ZERO SCALE ADJUST—UNIPOLAR OUTPUT (0-10V)




Figure 4

BIPOLAR OUTPUT OPERATION (-5 to +5V)




Figure 5


SETTLING TIME AND PROPAGATION DELAY,
LOW TO HIGH DATA

Figure 6


SETTLING TIME AND PROPAGATION DELAY,
HIGH TO LOW DATA

Figure 7

10-BIT μ P-COMPATIBLE D/A CONVERTER

NE5020

PROPAGATION DELAY, LATCH ENABLE TO OUTPUT




Figure 8

PROPAGATION DELAY, LATCH ENABLE TO OUTPUT




Figure 9

LATCH ENABLE PULSE WIDTH, SET-UP AND HOLD TIMES






Figure 10


TTL, DTL
 $V_{TH} = +1.4V$



$V_{TH} = V_{PIN 1} + 1.4V$
 $+15V$ CMOS, HTL, HNL
 $V_{TH} = +7.6V$




PMOS
 $V_{TH} = 0V$




NOTE DO NOT EXCEED NEGATIVE LOGIC INPUT RANGE OF DAC

$+5V$ CMOS
 $V_{TH} = +2.8V$



$+10V$ CMOS
 $V_{TH} = +5.0V$



10K ECL
 $V_{TH} \approx -1.29V$




Figure 11

10-BIT μ P-COMPATIBLE D/A CONVERTER

NE5020

CIRCUIT DESCRIPTION

The NE5020 provides ten data latches, an internal voltage reference, application resistors, and a scaled output voltage, in addition to the basic DAC components (see block diagram, figure 1).

Latch Circuit

Digital interface with the NE5020 is readily accomplished through the use of two latch enable ports (\overline{LE}_1 and \overline{LE}_2) and ten data input latches. \overline{LE}_2 controls the two most significant bits of data (DB_9 and DB_8) while \overline{LE}_1 controls the eight lesser significant bits (DB_7 through DB_0). Both the latch enable ports (\overline{LE}) and the data inputs are static and threshold sensitive. When the latch enable ports (\overline{LE}) are high (Logic '1') the data inputs become very high impedances and essentially disappear from the data bus. Addressing the \overline{LE} with a low (Logic '0') the latches become active and adapt the logic states present on the data bus. During this state, the output of the DAC will change to the value proportional to the data bus value. When the latch enable returns to a high state, the selected set of data inputs (i.e., depending on which \overline{LE} goes high) memorize the data bus logic states and the output changes to the unique output value corresponding to the binary word in the latch.

The data inputs are inactive and high impedance (typically requiring $-2\mu A$ for low (.8V max) or $0.1\mu A$ for high (2.0V min)) when the \overline{LE} is high. Any changes on the data bus with \overline{LE} high will have no effect on the DAC output.

The digital logic inputs (\overline{LE} and DB) for the NE5020 utilize a differential input logic system with a threshold level of +1.4 volts with respect to the voltage level on the digital ground pin (Pin 1). Figure 11 details several bias schemes used to provide the proper threshold voltage levels for various logic families.

To be compatible with a bus orientated system the DAC should respond in as short a period as possible to insure full utilization of the microprocessor, controller and I/O control lines. Figure 10 shows the typical timing requirements of the latch and data lines. This figure indicates that data on the data bus should be stable for at least 50nsec after \overline{LE} is changed to a high state.

The independent \overline{LE} (\overline{LE}_1 and \overline{LE}_2) lines allow for direct interface from an 8 bit data bus (see figure 12). Data for the two MSB's is supplied and stored when \overline{LE}_2 is activated low and returned high according to the NE5020 timing requirements. Then \overline{LE}_1 is activated low and the remaining eight LSB's of data are transferred into the DAC. With

\overline{LE}_1 returning high the loading of ten bit data word from an eight bit data bus is complete.

Occasionally the analog output must change to its data value within one data address operation. This is no problem using the NE5020 on a 16 bit bus or any other data bus with 10 or greater data bits.

This can be accomplished from an 8 bit data bus by utilizing an external latch circuit to preload the two MSB data values. Figure 13 shows the circuit configuration.

After preloading (via \overline{LE} pre-load) the external latch with the two MSB values, \overline{LE}_2 is activated low and the eight LSB's and the





Figure 14

10-BIT μ P-COMPATIBLE D/A CONVERTER

NE5020

accuracy of full scale is of low importance when compared to the other system accuracy factors, then this adjustment circuit is optional.

As resistors R_{REF} , R_{fD} and R_{BIP} shown in figure 1 are integrated in close proximity,

they match and track in value closely over wide ambient temperature variations. Typical matching is less than $\pm 0.3\%$ which implies that typical full scale (or gain) error is less than $\pm 0.3\%$ of ideal full scale value.

