

NM27P040 4,194,304-Bit (512K x 8) Processor Oriented CMOS EPROM

General Description

The NM27P040 is a 4096K Processor Oriented EPROM configured as 512K x 8. It's designed to simplify microprocessor interfacing while remaining compatible with standard EPROMs. It can reduce both wait states and glue logic when the specification improvements are taken advantage of in the system design. The NM27P040 is implemented in National's advanced CMOS EPROM process to provide a reliable solution and access times as fast as 150 ns.


The interface improvements address two areas to eliminate the need for additional devices to adapt the EPROM to the microprocessor and to eliminate wait states at the termination of the access cycle. Even with these improvements, the NM27P040 remains compatible with industry standard JEDEC pinout EPROMs. The time from CE or OE being negated until the outputs are guaranteed to be in the high impedance state has been reduced to eliminate the need for wait states at the termination of the memory cycle and

the data-out hold time has been extended to eliminate the need to provide data hold time for the microprocessor by delaying control signals or latching and holding the data in external latches.

Features

- Fast output turn off to eliminate wait states
- Extended data hold time for microprocessor compatibility
- High performance CMOS
 - 150 ns access time
- High reliability with EPI processing
 - Latch-up immunity to 200 mA
 ESD protection exceeds 2000V
- JEDEC standard pin configuration
- Manufacturer's identification code

Block Diagram



TL/D/11367-1

Connection Diagrams

27C080	27C020	27C010
A19	XX/V _{PP}	XX/V _{PP}
A16	A16	A16
A15	A15	A15
A12	A12	A12
A7	A7	A7
A6	A6	A6
A5	A5	A5
A4	A4	A4
A3	A3	A3
A2	A2	A2
A1	A1	A1
A0	A0	A0
O ₀	00	00
01	01	01
02	02	02
GND	GND	GND





27C010	27C020	27C080
V _{CC}	V _{CC}	Vcc
XX/PGM	XX/PGM	A18
XX	A17	A17
A14	A14	A14
A13	A13	A13
A8	A8	A8
A9	A9	A9
A11	A11	A11
ŌĒ	ŌĒ	OE/V _{PP}
A10	A10	A10
CE	CE	CE/PGM
07	07	07
06	06	06
05	05	05
04	04	04
03	03	03

TL/D/11367-2

Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27P040 pin.

Commercial Temperature Range (0°C to ± 70 °C) V_{CC} = 5V $\pm 10\%$

Parameter/Order Number	Access Time (ns)
NM27P040 Q 150	150
NM27P040 Q 170	170

Military Temperature Range (-55° C to $+125^{\circ}$ C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NM27P040 QM 200	250

Pin Names

A0-A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
O0-O7	Outputs
PGM	Program
XX	Don't Care (During Read)

Extended Temperature Range (-40° C to $+85^{\circ}$ C) V_{CC} = 5V \pm 10%

Parameter/Order Number	Access Time (ns)
NM27P040 QE 150	150
NM27P040 QE 170	170

Package Types: NM27P040 QXXX

- Q = Quartz-Windowed Ceramic DIP
- · All packages conform to the JEDEC standard.
- All versions are guaranteed to function for slower speeds.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature

-65°C to +150°C

All Input Voltages except A9 with Respect to Ground

-0.6V to +7V

V_{PP} and A9 with Respect to Ground

-0.6V to +14V

V_{CC} Supply Voltage with

0.000

Respect to Ground

-0.6V to +7V

ESD Protection

>2000V

All Output Voltages with

Respect to Ground

V_{CC} + 10V to GND -0.6V

Operating Range

Range	Temperature	V _{CC}	Tolerance
Commercial	0°C to +70°C	+5V	±10%
Industrial	-40°C to +85°C	±5V	± 10%
Military	-55°C to +125°C	± 5V	±10%

Read Operation

DC Electrical Characteristics Over operating range with VPP = VCC

Symbol	Parameter	Test Conditions	Min	Max	Units
V _{IL}	Input Low Level		-0.5	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -400 \mu\text{A}$	3.5		V
I _{SB1}	V _{CC} Standby Current (CMOS) (Note 11)	$\overline{CE} = V_{CC} \pm 0.3V$		100	μА
I _{SB2}	V _{CC} Standby Current	CE = VIH		1	mA
lcc	V _{CC} Active Current	$\overline{CE} = \overline{OE} = V_{IL}, f = 5 MHz$		60	mA
Ipp	V _{PP} Supply Current	V _{PP} = V _{CC}		10	μА
V _{PP}	V _{PP} Read Voltage		V _{CC} - 0.4	V _{CC}	V
lu	Input Load Current	V _{IN} = 5.5V or GND	-1	1	μА
ILO	Output Leakage Current	V _{OUT} = 5.5V or GND	-10	10	μА

AC Electrical Characteristics Over operating range with V_{PP} = V_{CC}

Symbol	Parameter	150		170		250		Units
	raiametei	Min	Max	Min	Max	Min	Max	Ullits
tacc	Address to Output Delay		150		170		250	
t _{CE}	CE to Output Delay		150		170		250	
t _{OE}	OE to Output Delay		50		50		50	
t _{DF} /t _{CF} (Note 2)	Output Disable to Output Float		25		25	_	25	ns
^t OH (Note 2)	Output Hold from Addresses, CE or OE, Whichever Occurred First	7		7		7		

0.8V and 2V

0.8V and 2V

TL/D/11367-3

Capacitance $T_A = +25^{\circ}C$, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	9	15	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	12	15	pF

AC Test Conditions

Output Load

1 TTL Gate and C_L = 100 pF (Note 8)

Timing Measurement Reference Level (Note 10)

Inputs

Inputs Outputs


ts

Input Rise and Fall Times
Input Pulse Levels

0.45V to 2.4V

≤5 ns

AC Waveforms (Notes 6, 7, and 9)



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: \overline{OE} may be delayed up to $t_{ACC}-t_{OE}$ after the falling edge of \overline{CE} without impacting t_{ACC} .

Note 4: The $t_{\mbox{\scriptsize DF}}$ and $t_{\mbox{\scriptsize CF}}$ compare level is determined as follows:

High to TRI-STATE®, the measured V_{OH1} (DC) - 0.10V;

Low to TRI-STATE, the measured V_{OL1} (DC) + 0.10V.

Note 5: TRI-STATE may be attained using $\overline{\text{OE}}$ or $\overline{\text{CE}}$.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to V_{CC} + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL Gate: $I_{OL} = 1.6 \text{ mA}$, $I_{OH} = -400 \mu A$.


C_L: 100 pF includes fixture capacitance.

Note 9: Vpp may be connected to VCC except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

Note 11: CMOS input: $V_{IL} = GND \pm 0.3V$, $V_{IH} = V_{CC} \pm 0.3V$.

Programming Waveform (Note 3)



Programming Characteristics (Notes 1, 2, 3 & 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{AS}	Address Setup Time		1			μς
toes	OE Setup Time	10	1			μs
tos	Data Setup Time		1			μs
t _{VPS}	V _{PP} Setup Time		1			μs
t _{VCS}	V _{CC} Setup Time		1			μs
t _{AH}	Address Hold Time		0			μs
t _{DH}	Data Hold Time		1			μs
t _{DF}	Output Enable to Output Float Delay	CE/PGM = X	0		60	ns
t _{PW}	Program Pulse Width		95	100	105	μS
toE	Data Valid from OE	CE/PGM = X			100	ns
lpp	V _{PP} Supply Current during Programming Pulse	CE/PGM = V _{IL}			30	mA
Icc	V _{CC} Supply Current				50	mA
TA	Temperature Ambient		20	25	30	•c
V _{CC}	Power Supply Voltage		6.0	6.25	6.5	٧
V _{PP}	Programming Supply Voltage		12.5	12.75	13.0	٧
tFR	Input Rise, Fall Time		5			ns
V _{IL}	Input Low Voltage		-0.1	0.0	0.45	٧
V _{IH}	Input High Voltage		2.4	4.0		٧
t _{IN}	Input Timing Reference Voltage		0.8		2.0	٧
tout	Output Timing Reference Voltage		0.8		2.0	٧


Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} . The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC} .

Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V_{PP}, V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Progam Algorithm, at typical power supply voltages and timings.

Note 5: During power up the PGM pin must be brought high (≥V_{IH}) either coincident with or before power is applied to V_{PP}.



Functional Description

DEVICE OPERATION

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and V_{PP} . The V_{PP} power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The V_{CC} power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE/PGM) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from CE to output (t_{CE}). Data is available at the outputs t_{CE} after the falling edge of OE, assuming that CE/PGM has been low and addresses have been stable for at least t_{ACC} - t_{CE} .

Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 99%, from of 385 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a CMOS high signal to the CE/PGM input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

Output Disable

The EPROM is placed in output disable by applying a TTL high signal to the OE input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

Output OR-Typing

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that CE/PGM be decoded and used as the primary device selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on pin 1 (V_{PP}) will damage the EPROM.

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be pre-

sented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the V_{PP} power supply is at 12.75V and OE is at V_{IH}. It is required that at least a 0.1 µF capacitor be placed across V_{PP}, V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the CE/PGM input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Fast Programming Algorithm shown in *Figure 1*. Each Address is programmed with a series of 100 μs pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 μs pulse.

The EPROM must not be programmed with a DC signal applied to the CE/PGM input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE/PGM input programs the paralleled EPROM.

Note: Some programmer manufacturers, due to equipment limitation, may offer interactive program Algorithm (shown in Figure 2).

Program Inhibit

Programming multiple EPROMs in parallel with different data is also easily accomplished. Except for CE/PGM all like inputs (including OE) of the parallel EPROMs may be common. A TTL low level program pulse applied to an EPROM's CE/PGM input with V_{PP} at 12.75V will program that EPROM. A TTL high level CE/PGM input inhibits the other EPROMs from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 12.75V. V_{PP} must be at V_{CC} , except during programming and program verify.

AFTER PROGRAMMING

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

MANUFACTURER'S IDENTIFICATION CODE

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for NM27P040 is "8F08", where "8F" designates that

Functional Description (Continued)

it is made by National Semiconductor, and "08" designates a 4 Megabit (512K x 8) part.

The code is accessed by applying 12V ± 0.5 V to address pin A9. Addresses A1–A8, A10–A16, and all control pins are held at VI_L. Address pin A0 is held at VI_L for the manufacturer's code, and held at VI_H for the device code. The code is read on the eight data pins, O_0 – O_7 . Proper code access is only guaranteed at 25°C ± 5 °C.

ERASURE CHARACTERISTICS

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity X exposure time) for erasure should be minimum of 15W-sec/cm².

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increase as the square of the distance from the lamp. (If distance is doubled the erasure time increases by factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make cer-

tain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, Icc. has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent of the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 μ F ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

Mode Selection

The modes of operation of the NM27P040 are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and A9 for device signature.

TABLE I. Modes Selection

Pins	CE/PGM	ŌĒ	Vpp	v _{cc}	Outputs	
Mode	OE/I GIII	OL.	₹₽Р	• • • • • • • • • • • • • • • • • • •	Juipuis	
Read	V _{IL}	V _{IL}	X (Note 1)	5.0V	D _{OUT}	
Output Disable	X	VIH	×	5.0V	High Z	
Standby	V _{IH}	×	×	5.0V	High Z	
Programming	V _{IL}	VIH	12.75V	6.25V	D _{IN}	
Program Verify	X	V _{IL}	12.75V	6.25V	D _{OUT}	
Program Inhibit	V _{IH}	VIH	12.75V	6.25V	High Z	

Note 1: X can be V_{IL} or V_H

TABLE II. Manufacturer's Identification Code

Pins	A0 (12)	A9 (26)	07 (21)	O6 (20)	O5 (19)	O4 (18)	O3 (17)	O2 (15)	O1 (14)	O0 (13)	Hex Data
Manufacturer Code	VIL	12V	1	0	0	0	1	1	1	1	8F
Device Code	V _{IH}	12V	0	0	0	0	1	0	0	0	80