



NM93C46AL

1024-Bit Serial EEPROM

64 x 16-Bit or 128 x 8-Bit Configurable

General Description

The NM93C46AL is 1024 bits of CMOS non-volatile electrically erasable memory organized as either 64 16-bit registers or 128 8-bit registers. The organization is determined by the status of the ORG input. The memory device is fabricated using National Semiconductor's floating gate CMOS process for high reliability, low power consumption and a wide operating voltage range.


The interface is MICROWIRE™ compatible for simple interfacing to a wide variety of microcontrollers and microprocessors. There are 7 instructions that operate the NM93C46AL: Read, Erase/Write Enable, Erase, Write, Erase/Write Disable, Write All, and Erase All.

The NM93C46AL is compatible with National Semiconductor's NM93C46L if the ORG pin (Pin 6) is left floating, as it is internally pulled up to V_{CC} to default to the 64 x 16 configuration.

Features

- 2.0V to 5.5V operation in read mode
- 2.5V to 5.5V operation in all other modes
- Typical active current of 400 μ A; typical standby current of 25 μ A
- Direct write
- Reliable CMOS floating gate technology
- MICROWIRE compatible interface
- Self-timed programming cycle
- 40 years data retention
- Endurance: 10^6 data changes
- Packages available: 8-pin SO, 8-pin DIP


Block Diagram



TL/D/11330-1

Connection Diagrams

Dual-In-Line Package (N)
and 8-Pin SO (M8)



Top View

See NS Package Number
N08E and M08A

TL/D/11330-2

Pin Names

CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
V _{CC}	Power Supply
ORG	Organization

Ordering Information

Commercial Temp. Range (0°C to +70°C)

Order Number
NM93C46ALN NM93C46ALM8

Extended Temp. Range (-40°C to +85°C)

Order Number
NM93C46ALEN NM93C46ALEM8

LOW VOLTAGE (< 4.5V) SPECIFICATIONS

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Ambient Storage Temperature	-65°C to +150°C
All Input or Output Voltages with Respect to Ground	+6.5V to -0.3V
Lead Temperature (Soldering, 10 Seconds)	+300°C
ESD Rating	2000V

Operating Conditions

Ambient Operating Temperature	0°C to +70°C
NM93C46AL	-40°C to +85°C
NM93C46ALE	
Power Supply Range	
Read Mode	2.0V to 5.5V
All Other Modes	2.5V to 5.5V

DC and AC Electrical Characteristics

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
I _{CC1}	Operating Current CMOS Input Levels	NM93C46AL NM93C46ALE	CS = V _{IH} , SK = 250 kHz		2 2	mA
I _{CC2}	Operating Current TTL Input Levels	NM93C46AL NM93C46ALE	CS = V _{IH} , SK = 250 kHz 4.5V ≤ V _{CC} ≤ 5.5V		3 3	mA
I _{CC3}	Standby Current	NM93C46AL NM93C46ALE	CS = 0V		50 100	μA
I _{IL}	Input Leakage	NM93C46AL NM93C46ALE	V _{IN} = 0V to V _{CC}	-2.5 -10	2.5 10	μA
	Pin 6			-10	10	
I _{OL}	Output Leakage	NM93C46AL NM93C46ALE	V _{IN} = 0V to V _{CC}	-2.5 -10	2.5 10	μA
V _{IL1} V _{IH1}	Input Low Voltage Input High Voltage		4.5V ≤ V _{CC} ≤ 5.5V	2	0.8	V
V _{IL2} V _{IH2}	Input Low Voltage Input High Voltage		2V ≤ V _{CC} ≤ 4.5V	-0.1 0.8 V _{CC}	0.2 V _{CC} V _{CC} + 1	V
V _{OL1} V _{OH1}	Output Low Voltage Output High Voltage	NM93C46AL NM93C46ALE	4.5V ≤ V _{CC} ≤ 5.5V I _{OL} = 2.1 mA I _{OH} = -400 μA	2.4	0.4	V
V _{OL2}	Output Low Voltage		2V ≤ V _{CC} ≤ 4.5V I _{OL} = 10 μA		0.1 V _{CC}	V
V _{OH2}	Output High Voltage		I _{OH} = -10 μA	0.9 V _{CC}		V
f _{SK}	SK Clock Frequency	NM93C46AL NM93C46ALE		0 0	250 250	kHz
t _{SKH}	SK High Time	NM93C46AL NM93C46ALE	(Note 2)	1 1		μs
t _{SKL}	SK Low Time	NM93C46AL NM93C46ALE	(Note 2)	1 1		μs
t _{CS}	Minimum CS Low Time	NM93C46AL NM93C46ALE	(Note 3)	1 1		μs

STANDARD VOLTAGE ($4.5 \leq V \leq 5.5$)

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Ambient Storage Temperature -65°C to $+150^{\circ}\text{C}$

All Input or Output Voltages with Respect to Ground $+6.5\text{V}$ to -0.3V

Lead Temperature (Soldering, 10 Seconds) $+300^{\circ}\text{C}$

ESD Rating 2000V

Operating Conditions

Ambient Operating Temperature	0°C to $+70^{\circ}\text{C}$
NM93C46AL	-40°C to $+85^{\circ}\text{C}$
NM93C46ALE	
Positive Power Supply (V_{CC})	4.5V to 5.5V

DC and AC Electrical Characteristics

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
I_{CC1}	Operating Current	NM93C46AL	$CS = V_{\text{IH}}, SK = 1 \text{ MHz}$		2	mA
	CMOS Input Levels	NM93C46ALE	$SK = 0.5 \text{ MHz}$		2	
I_{CC2}	Operating Current	NM93C46AL	$CS = V_{\text{IH}}, SK = 1 \text{ MHz}$		3	mA
	TTL Input Levels	NM93C46ALE	$SK = 0.5 \text{ MHz}$		3	
I_{CC3}	Standby Current	NM93C46AL	$CS = 0\text{V}$		50	μA
		NM93C46ALE			100	
I_{IL}	Input Leakage	NM93C46AL	$V_{\text{IN}} = 0\text{V}$ to V_{CC}	-2.5	2.5	μA
		NM93C46ALE		-10	10	
I_{OL}	Output Leakage	NM93C46AL	$V_{\text{IN}} = 0\text{V}$ to V_{CC}	-2.5	2.5	μA
		NM93C46ALE		-10	10	
V_{IL}	Input Low Voltage			-0.1	0.8	V
V_{IH}	Input High Voltage			2	$V_{\text{CC}} + 1$	V
V_{OL1}	Output Low Voltage	NM93C46AL	$I_{\text{OL}} = 2.1 \text{ mA}$		0.4	V
		NM93C46ALE	$I_{\text{OL}} = 2.1 \text{ mA}$		0.4	
V_{OH1}	Output High Voltage		$I_{\text{OH}} = -400 \mu\text{A}$	2.4		V
V_{OL2}	Output Low Voltage		$I_{\text{OL}} = 10 \mu\text{A}$		0.2	V
V_{OH2}	Output High Voltage		$I_{\text{OH}} = -10 \mu\text{A}$	$V_{\text{CC}} - 0.2$		V
f_{SK}	SK Clock Frequency	NM93C46AL		0	1	MHz
		NM93C46ALE		0	0.5	
t_{SKH}	SK High Time	NM93C46AL	(Note 2)	250		ns
		NM93C46ALE	(Note 3)	500		
t_{SKL}	SK Low Time	NM93C46AL	(Note 2)	250		ns
		NM93C46ALE	(Note 3)	500		
t_{CS}	Minimum CS Low Time	NM93C46AL	(Note 4)	250		ns
		NM93C46ALE	(Note 5)	500		

Functional Description

The NM93C46AL has seven instruction sets as described below. Note that each instruction set is broken down into the Start Bit (SB), Op code, Address (if applicable) and Data (if applicable). As shown in the timing diagrams and INSTRUCTION SET tables, address bits will have 6/7 bits and 8/16 bits for the data. All instruction bits are entered into the device on the SK low-to-high transitions.

Programming is enabled by bringing CS to a Logical 0 state for the required t_{CS} period. After this t_{CS} period the self-timed operation may be monitored by bringing CS to a logical 1 and observing the DO status: Logical 1 = READY (Ready for the next instruction) and Logical 0 = BUSY (Programming in progress).

Erase/Write Enable (EWEN):

When V_{CC} is applied to the device, it powers up in the programming Erase/Write disabled state. Therefore, all programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once this instruction is executed, programming remains enabled until the Erase/Write Disable (EWDS) instruction is executed or until V_{CC} is removed from the part.

Erase/Write Disable (EWDS):

To protect against accidental data disturbance, the Erase/Write Disable instruction disables all programming modes and should follow the end of all programming cycles.

Note: The NM93C46AL device does not require an 'ERASE' or 'ERASE ALL' prior to the 'WRITE' and 'WRITE ALL' instructions. The 'ERASE' and 'ERASE ALL' instructions are included to maintain compatibility with the NMOS NMC9346.

Read (READ):

The Read instruction outputs the specified address data on the DO pin. After the READ instruction is received, the instruction and address are decoded and data is transferred from the address to an 8-/16-bit shift register output buffer. A dummy bit (logical 0) precedes all 8-/16-bit data out strings. The READ instruction may be executed from either the enabled or disabled state.

Erase (ERASE):

This instruction, when followed by an address location, programs all bits in the selected register/address to a 1 state (Register erase).

Erase All (ERAL):

This instruction programs all registers/addresses in the memory array to a 1 state (Bulk erase).

Write (WRITE):

This instruction, when followed by an address location and 8/16 bits of data, programs the selected register/address.

Write All (WRAL):

This instruction, when followed by 8/16 bits of data, programs all registers/addresses in the memory array with the specified data pattern (Bulk write).


Instruction Set

Instruction	Start Bit	Opcode	Address*		Data		Comments
			128 x 8	64 x 16	128 x 8	64 x 16	
READ	1	1 0	A6-A0	A5-A0			Read Address AN-A0
ERASE	1	1 1	A6-A0	A5-A0			Erase Address AN-A0
WRITE	1	0 1	A6-A0	A5-A0	D7-D0	D15-D0	Write Address AN-A0
EWEN	1	0 0	11XXXXX	11XXXX			Program Enable
EWDS	1	0 0	00XXXXX	00XXXX			Program Disable
ERAL	1	0 0	10XXXXX	10XXXX			Erase All Addresses
WRAL	1	0 0	01XXXXX	01XXXX	D7-D0	D15-D0	Program All Addresses

*It is necessary to clock in the "Don't Care" Address Bits.

Timing Diagrams


Synchronous Data Timing



TL/D/11330-3

*This is the minimum SK period (Note 2).
 †t_{SKS} is not needed if DI = V_{IL} when CS is going active (HIGH).


READ



TL/D/11330-4

EWEN†




DO = TRI-STATE



TL/D/11330-5


†For the EWEN, EWDS, WRAL and ERAL it is necessary to provide a minimum number of clock cycles after the last bit of opcode is clocked in. In the 64x16 configuration a minimum of 4 additional clock cycles are required. In the 128 x 8 configuration a minimum of 5 additional clock cycles are required.

Timing Diagrams (Continued)




†For the EWEN, EWDS, WRAL and ERAL it is necessary to provide a minimum number of clock cycles after the last bit of opcode is clocked in. In the 64x16 configuration a minimum of 4 additional clock cycles are required. In the 128 x 8 configuration a minimum of 5 additional clock cycles are required.

Timing Diagrams (Continued)



TL/D/11330-9



TL/D/11330-10

†For the EWEN, EWDS, WRAL and ERAL it is necessary to provide a minimum number of clock cycles after the last bit of opcode is clocked in. In the 64x16 configuration a minimum of 4 additional clock cycles are required. In the 128 x 8 configuration a minimum of 5 additional clock cycles are required.