Power MOSFET

30 V, 6.7 A, Single N–Channel, ChipFET[™] Package

Features

- Planar Technology Device Offers Low R_{DS(on)} and Fast Switching Speed in a ChipFET Package
- Leadless ChipFET Package has 40% Smaller Footprint than TSOP–6. Ideal Device for Applications Where Board Space is at a Premium.
- ChipFET Package Exhibits Excellent Thermal Capabilities Where Heat Transfer is Required.
- Pb–Free Package is Available

Applications

- Buck and Boost Converters
- Optimized for Battery and Load Management Applications in Portable Equipment such as Notebook Computers, MP3 Players, Cell Phones, Digital Cameras, Personal Digital Assistants and Other Portable Applications
- Charge Control in Battery Chargers

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Param	eter		Symbol	Value	Unit
Drain-to-Source Voltag	ç		V _{DSS}	30	V
Gate-to-Source Voltag			V _{GS}	±20	V
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I _D	4.9	А
Current (Note 1)	State	$T_A = 85^{\circ}C$		3.5	
	t ≤ 5 s	$T_A = 25^{\circ}C$		6.7	
Power Dissipation	Steady	$T_A = 25^{\circ}C$	PD	1.3	W
(Note 1)	State	$T_A = 85^{\circ}C$		0.7	
	t ≤ 5 s	$T_A = 25^{\circ}C$		2.5	
Pulsed Drain Current	t _p = 10 μs		I _{DM}	20	А
Operating Junction and	Storage T	emperature	T _J , T _{STG}	–55 to 150	°C
Source Current (Body D	y Diode)		۱ _S	1.1	А
Lead Temperature for S (1/8" from case for 1		urposes	ΤL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	R_{\thetaJA}	95	°C/W
Junction-to-Foot (Drain) Steady State (Note 1)	$R_{\theta JF}$	20	
Junction-to-Ambient – t \leq 5 s (Note 1)	$R_{\theta JA}$	50	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface Mounted on FR4 Board using 1 in sq. pad size

(Cu area = 1.127 in sq [1 oz] including traces).



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} Typ	I _D Max
30 V	30 mΩ @ 10 V	6.7 A
00 1	40 mΩ @ 4.5 V	0.177



N-Channel MOSFET



ORDERING INFORMATION

Device	Package	Shipping [†]
NTHS4501NT1	ChipFET	3000/Tape & Reel
NTHS4501NT1G	ChipFET (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	Test Condition	ns	Min	Тур	Max	Units
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 V, I_D = 28$	50 μA	30	31		V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				30		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V_{GS} = 0 V, V_{DS} = 24 V	T _J = 25°C			1.0	μΑ
			$T_J = 125^{\circ}C$			10	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS} = 1$	±20 V			100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 28$	50 μΑ	1.0	1.6	2.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				4.0		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 4$	4.9 A		30	38	mΩ
		V_{GS} = 4.5 V, I _D =	3.9 A		40	50	
Forward Transconductance	9 _{FS}	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 4$	4.9 A		15		S
CHARGES AND CAPACITANCES	1						
Input Capacitance	C _{ISS}				462		pF
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 V _{DS} = 24 V	MHz,		137		
Reverse Transfer Capacitance	C _{RSS}	VDS - 24 V			32		
Total Gate Charge	Q _{G(TOT)}				9.1		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 10 V, V _{DS} =	15 V,		0.7		
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 10 \text{ V}, \text{ V}_{DS} = I_D = 4.9 \text{ A}$,		1.3		
Gate-to-Drain Charge	Q _{GD}				1.8		
SWITCHING CHARACTERISTICS (No	te 3)				•		
Turn–On Delay Time	t _{d(on)}				4.0		ns
Rise Time	t _r	V _{GS} = 10 V, V _{DS} =	15 V,		11		
Turn–Off Delay Time	t _{d(off)}	$I_D = 1.0 \text{ A}, \text{ R}_G = 6$			17		
Fall Time	t _f				7.5		
DRAIN-SOURCE DIODE CHARACTE	RISTICS				-	•	-
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V, I_{S} = 1.1 A$	$T_J = 25^{\circ}C$		0.75	1.2	V
Reverse Recovery Time	t _{RR}				19.1		ns
Charge Time	t _a	V _{GS} = 0 V, I _S = 1.	1 A,		11.9		
Discharge Time	t _b	$dI_S/dt = 90 A/\mu$			7.3		
Reverse Recovery Charge	Q _{RR}				13		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)





TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)

Figure 9. Resistive Switching Time Variation vs. Gate Resistance

PACKAGE DIMENSIONS

ChipFET™ CASE 1206A-03 ISSUE H



 \square

0.05 (0.002)

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. 4. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM. 5. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS. 6. NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SUBFACE

SURFACE.

	м	ILLIMETE	RS		INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е		0.65 BSC			0.025 BSC	;
e1		0.55 BSC			0.022 BSC	;
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ		5° NOM			5° NOM	

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. DRAIN
4. GATE 5. SOURCE 6. DRAIN 7. DRAIN 8. DRAIN

SOLDERING FOOTPRINTS*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ChipFET is a trademark of Vishay Siliconix

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personse to scill was and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTHS4501N/D